

TriCore™ Aurix™ 2G

TC39x FMEDA Release Note

About this document

Scope and purpose

This release note is valid for TC39x FMEDA (ISO 26262 and IEC 61508). FMEDA is an inductive quantitative analysis used to verify the hardware design against defined targets for the evaluation of the hardware architectural metrics in accordance with ISO 26262-5 clause 8.

Reference Documents

- /Ref. 1/ AURIX TC39x FMEDA, Version: See Safety Package Release Note
- /Ref. 2/ AURIX TC39x FMEDA IEC 61508, Version: See Safety Package Release Note
- /Ref. 3/ Aurix Safety Manual, Version: See Safety Package Release Note

Table of contents

About this document.....	1
Reference Documents	1
Table of contents.....	1
1 Open Problems List	2
2 CCU6/GPT12 functional use cases with TC39x.....	3
2.1 CCU6 configuration as mission logic	3
2.2 GPT12 configuration as monitoring logic.....	7
3 Safety Mechanisms in the FMEDA	10
3.1 Safety Mechanisms with Failure Mode Coverage (FMC)	10
3.2 Wildcard Safety Mechanisms	10
3.2.1 Safety Mechanism Mapping provided	10
3.2.2 Access protection wild card Safety Mechanisms	10
Revision history.....	56

1 Open Problems List

This section informs about customer relevant open problems in the FMEDA.

Table 1 Open problems list

Open problem description	Argument for acceptance
Incorrect DC value for ESM[SW]:SPU:SBST in Safety Mechanisms sheet. wrong DC1 = 97.00% correct DC1 = 80.00%	The ESM is listed in Safety Mechanism sheet but not used in the Component FMEDA sheet of the FMEDA. Therefore, no impact to quantitative results.

2 CCU6/GPT12 functional use cases with TC39x

There are two functional use cases where the CCU6 timer module can be used instead of the GTM as mission logic. The CCU6 is then monitored by GPT12 timer module as redundant channel. These functional use cases are Digital Acquisition (ASIL B) and Digital actuation (ASIL B) and they are described in the Safety Manual /Ref. 3/.

For each functional use case there is an external safety mechanism proposed to achieve the ASIL B targets.

Please add the ESMs to the Safety Mechanism sheet in the FMEDA, together with their specific diagnostic coverage values:

ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12	DC1 = 99.00%	DC2 = 99.99%
ESM[SW]:CCU6:CCU6_GPT12_MONITORING	DC1 = 99.00%	DC2 = 99.99%

2.1 CCU6 configuration as mission logic

In order to use the CCU6 as mission logic in combination with the GPT12 as monitoring logic, the FMEDA /Ref. 1/ must be configured according to the **Table 1** below. The necessary changes are indicated with arrows which show how to change the relevant entry.

Note: The fields Function Name, Function Description, Failure Mode Description and Effect might not reflect the actual state of a failure mode anymore. It has to be clear that by reclassifying an architectural element, this element becomes safety relevant.

Table 1 FMEDA configuration changes for CCU6

Line #	Name	Sub-Part	Element Class	Function Name	Classification	Type	Safety Mechanism to Prevent Violation of Safety Goal	Safety Mechanism to Prevent Faults from Being Latent
14237	CCU60	CCU60_PAD	m	PWMGEN	Single Point Fault	HE	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12
14238	CCU60	CCU60_PIN	m	PWMGEN	Single Point Fault	HE	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12
14239	CCU60	CCU60_PAD	m	PWMGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14240	CCU60	CCU60_PIN	m	PWMGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM ---> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM ---> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14243	CCU60	CCU6.CCU60	m	INTGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM ---> ESM[SW]:IR:ISR_MONITOR	ESM[SW]:IR:ISR_MONITOR
14247	CCU60	CCU6.CCU60	m	INTGEN	Single Point Fault	SE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:IR:ISR_MONITOR	ESM[SW]:IR:ISR_MONITOR
14249	CCU60	CCU6.CCU60	m	PWMGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING

CCU6/GPT12 functional use cases with TC39x

Line #	Name	Sub-Part	Element Class	Function Name	Classification	Type	Safety Mechanism to Prevent Violation of Safety Goal	Safety Mechanism to Prevent Faults from Being Latent
14250	CCU60	CCU6.C CU60	m	PWMGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14252	CCU60	CCU6.C CU60	m	PWMGEN	Single Point Fault	SE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14253	CCU60	CCU6.C CU60	m	PWMGEN	Single Point Fault	SE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14264	CCU60 T12	CCU6.C CU60_ T12	m	T12	Single Point Fault	HE	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12
14266	CCU60 T12	CCU6.C CU60_ T12	m	T12	Single Point Fault	SE	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12
14268	CCU60 T12	CCU6.C CU60_ T12	m	INTGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:IR:ISR_MONITOR	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:IR:ISR_MONITOR
14272	CCU60 T12	CCU6.C CU60_ T12	m	INTGEN	Single Point Fault	SE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:IR:ISR_MONITOR	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:IR:ISR_MONITOR
14276	CCU60 T12	CCU6.C CU60_ T12	m	PWMGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14277	CCU60 T12	CCU6.C CU60_ T12	m	PWMGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14279	CCU60 T12	CCU6.C CU60_ T12	m	PWMGEN	Single Point Fault	SE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14280	CCU60 T12	CCU6.C CU60_ T12	m	PWMGEN	Single Point Fault	SE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14283	CCU60 T13	CCU6.C CU60_ T13	m	T13	Single Point Fault	HE	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12
14285	CCU60 T13	CCU6.C CU60_ T13	m	T13	Single Point Fault	SE	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12
14287	CCU60 T13	CCU6.C CU60_ T13	m	PWMGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14288	CCU60 T13	CCU6.C CU60_ T13	m	PWMGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING

CCU6/GPT12 functional use cases with TC39x

Line #	Name	Sub-Part	Element Class	Function Name	Classification	Type	Safety Mechanism to Prevent Violation of Safety Goal	Safety Mechanism to Prevent Faults from Being Latent
14290	CCU60 T13	CCU6.C CU60_ T13	m	PWMGEN	Single Point Fault	SE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14291	CCU60 T13	CCU6.C CU60_ T13	m	PWMGEN	Single Point Fault	SE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14300	CCU60 Hall	CCU6.C CU60_ HALL	m	INTGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:IR:ISR_MONITOR	ESM[SW]:IR:ISR_MONITOR
14304	CCU60 Hall	CCU6.C CU60_ HALL	m	INTGEN	Single Point Fault	SE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:IR:ISR_MONITOR	ESM[SW]:IR:ISR_MONITOR
14309	CCU61	CCU61 _PAD	m	PWMGEN	Single Point Fault	HE	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12
14310	CCU61	CCU61 _PIN	m	PWMGEN	Single Point Fault	HE	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12
14311	CCU61	CCU61 _PAD	m	PWMGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14312	CCU61	CCU61 _PIN	m	PWMGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14315	CCU61	CCU6.C CU61	m	INTGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:IR:ISR_MONITOR	ESM[SW]:IR:ISR_MONITOR
14319	CCU61	CCU6.C CU61	m	INTGEN	Single Point Fault	SE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:IR:ISR_MONITOR	ESM[SW]:IR:ISR_MONITOR
14321	CCU61	CCU6.C CU61	m	PWMGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14322	CCU61	CCU6.C CU61	m	PWMGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14324	CCU61	CCU6.C CU61	m	PWMGEN	Single Point Fault	SE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14325	CCU61	CCU6.C CU61	m	PWMGEN	Single Point Fault	SE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14336	CCU61 T12	CCU6.C CU61_ T12	m	T12	Single Point Fault	HE	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12

Line #	Name	Sub-Part	Element Class	Function Name	Classification	Type	Safety Mechanism to Prevent Violation of Safety Goal	Safety Mechanism to Prevent Faults from Being Latent
14338	CCU61 T12	CCU6.C CU61_ T12	m	T12	Single Point Fault	SE	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12
14341	CCU61 T12	CCU6.C CU61_ T12	m	INTGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:IR:ISR_MONITOR	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:IR:ISR_MONITOR
14345	CCU61 T12	CCU6.C CU61_ T12	m	INTGEN	Single Point Fault	SE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:IR:ISR_MONITOR	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:IR:ISR_MONITOR
14348	CCU61 T12	CCU6.C CU61_ T12	m	PWMGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14349	CCU61 T12	CCU6.C CU61_ T12	m	PWMGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14351	CCU61 T12	CCU6.C CU61_ T12	m	PWMGEN	Single Point Fault	SE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14352	CCU61 T12	CCU6.C CU61_ T12	m	PWMGEN	Single Point Fault	SE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14355	CCU61 T13	CCU6.C CU61_ T13	m	T13	Single Point Fault	HE	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12
14357	CCU61 T13	CCU6.C CU61_ T13	m	T13	Single Point Fault	SE	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12	ESM[SW]:GTM:GTM_CCU6_REDUNDANCY --> ESM[SW]:CCU6:CCU6_CAPTURE_MON_BY_GPT12
14359	CCU61 T13	CCU6.C CU61_ T13	m	PWMGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14360	CCU61 T13	CCU6.C CU61_ T13	m	PWMGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14362	CCU61 T13	CCU6.C CU61_ T13	m	PWMGEN	Single Point Fault	SE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14363	CCU61 T13	CCU6.C CU61_ T13	m	PWMGEN	Single Point Fault	SE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
14374	CCU61 Hall	CCU6.C CU61_ HALL	m	INTGEN	Single Point Fault	HE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:IR:ISR_MONITOR	ESM[SW]:IR:ISR_MONITOR
14378	CCU61 Hall	CCU6.C CU61_ HALL	m	INTGEN	Single Point Fault	SE	SM[HW]:GTM:TOM_CCU6_MONITORING_WITH_IOM --> ESM[SW]:IR:ISR_MONITOR	ESM[SW]:IR:ISR_MONITOR

2.2 GPT12 configuration as monitoring logic

In order to use the GPT12 as monitoring logic in combination with the CCU6 as mission logic, the FMEDA /Ref. 1/ must be configured according to the **Table 2** below. The necessary changes are indicated with arrows which show how to change the relevant entry.

Note: The fields Function Name, Function Description, Failure Mode Description and Effect might not reflect the actual state of a failure mode anymore. It has to be clear that by reclassifying an architectural element, this element becomes safety relevant.

Table 2 FMEDA configuration changes for GPT12

Line #	Name	Sub-Part	Element Class	Function Name	Classification	Type	Safety Mechanism to Prevent Violation of Safety Goal	Safety Mechanism to Prevent Faults from Being Latent
12915	GPT12	GPT12_PAD	np --> pd	GP1_GP2	No Part --> Dual Point Fault	HE	-	"-" --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
12916	GPT12	GPT12_PIN	np --> pd	GP1_GP2	No Part --> Dual Point Fault	HE	-	"-" --> ESM[SW]:CCU6:CCU6_GPT12_MONITORING
12979	GPT12	GPT12.KERNEL	np --> pd	GPT1	No Part --> Dual Point Fault	HE	-	-
12980	GPT12	GPT12.KERNEL	np --> pd	GPT1	No Part --> Dual Point Fault	HE	-	-
12981	GPT12	GPT12.KERNEL	np --> pd	GPT1	No Part --> Dual Point Fault	HE	-	-
12982	GPT12	GPT12.KERNEL	np --> pd	GPT1	No Part --> Dual Point Fault	HE	-	-
12983	GPT12	GPT12.KERNEL	np --> pd	GPT1	No Part --> Dual Point Fault	HE	-	-
12984	GPT12	GPT12.KERNEL	np --> pd	GPT1	No Part --> Dual Point Fault	HE	-	-
12985	GPT12	GPT12.KERNEL	np --> pd	GPT1	No Part --> Safe	HE	-	-
12986	GPT12	GPT12.KERNEL	np --> pd	GPT1	No Part --> Dual Point Fault	SE	-	-
12987	GPT12	GPT12.KERNEL	np --> pd	GPT1	No Part --> Dual Point Fault	SE	-	-
12988	GPT12	GPT12.KERNEL	np --> pd	GPT1	No Part --> Dual Point Fault	SE	-	-
12989	GPT12	GPT12.KERNEL	np --> pd	GPT1	No Part --> Dual Point Fault	SE	-	-

Line #	Name	Sub-Part	Element Class	Function Name	Classification	Type	Safety Mechanism to Prevent Violation of Safety Goal	Safety Mechanism to Prevent Faults from Being Latent
12990	GPT12	GPT12.KER NEL	np --> pd	GPT1	No Part --> Dual Point Fault	SE	-	-
12991	GPT12	GPT12.KER NEL	np --> pd	GPT1	No Part --> Dual Point Fault	SE	-	-
12992	GPT12	GPT12.KER NEL	np --> pd	GPT1	No Part --> Safe	SE	-	-
12993	GPT12	GPT12.KER NEL	np --> pd	INTGEN_GPT 1	No Part --> Safe	HE	-	-
12994	GPT12	GPT12.KER NEL	np --> pd	INTGEN_GPT 1	No Part --> Dual Point Fault	HE	-	"-" --> ESM[SW]:IR:ISR_MONITOR
12995	GPT12	GPT12.KER NEL	np --> pd	INTGEN_GPT 1	No Part --> Safe	HE	-	-
12996	GPT12	GPT12.KER NEL	np --> pd	INTGEN_GPT 1	No Part --> Safe	SE	-	-
12997	GPT12	GPT12.KER NEL	np --> pd	INTGEN_GPT 1	No Part --> Dual Point Fault	SE	-	"-" --> ESM[SW]:IR:ISR_MONITOR
12998	GPT12	GPT12.KER NEL	np --> pd	INTGEN_GPT 1	No Part --> Safe	SE	-	-
12999	GPT12	GPT12.KER NEL	np --> pd	GPT2	No Part --> Dual Point Fault	HE	-	-
13000	GPT12	GPT12.KER NEL	np --> pd	GPT2	No Part --> Dual Point Fault	HE	-	-
13001	GPT12	GPT12.KER NEL	np --> pd	GPT2	No Part --> Dual Point Fault	HE	-	-
13002	GPT12	GPT12.KER NEL	np --> pd	GPT2	No Part --> Dual Point Fault	HE	-	-
13003	GPT12	GPT12.KER NEL	np --> pd	GPT2	No Part --> Dual Point Fault	HE	-	-
13004	GPT12	GPT12.KER NEL	np --> pd	GPT2	No Part --> Dual Point Fault	HE	-	-
13005	GPT12	GPT12.KER NEL	np --> pd	GPT2	No Part --> Safe	HE	-	-
13006	GPT12	GPT12.KER NEL	np --> pd	GPT2	No Part --> Dual Point Fault	SE	-	-
13007	GPT12	GPT12.KER NEL	np --> pd	GPT2	No Part --> Dual Point Fault	SE	-	-
13008	GPT12	GPT12.KER NEL	np --> pd	GPT2	No Part --> Dual Point Fault	SE	-	-

Line #	Name	Sub-Part	Element Class	Function Name	Classification	Type	Safety Mechanism to Prevent Violation of Safety Goal	Safety Mechanism to Prevent Faults from Being Latent
13009	GPT12	GPT12.KER NEL	np --> pd	GPT2	No Part --> Dual Point Fault	SE	-	-
13010	GPT12	GPT12.KER NEL	np --> pd	GPT2	No Part --> Dual Point Fault	SE	-	-
13011	GPT12	GPT12.KER NEL	np --> pd	GPT2	No Part --> Dual Point Fault	SE	-	-
13012	GPT12	GPT12.KER NEL	np --> pd	GPT2	No Part --> Safe	SE	-	-
13013	GPT12	GPT12.KER NEL	np --> pd	INTGEN_GPT 2	No Part --> Safe	HE	-	-
13014	GPT12	GPT12.KER NEL	np --> pd	INTGEN_GPT 2	No Part --> Dual Point Fault	HE	-	"-" --> ESM[SW]:IR:ISR_MONITOR
13015	GPT12	GPT12.KER NEL	np --> pd	INTGEN_GPT 2	No Part --> Safe	HE	-	-
13016	GPT12	GPT12.KER NEL	np --> pd	INTGEN_GPT 2	No Part --> Safe	SE	-	-
13017	GPT12	GPT12.KER NEL	np --> pd	INTGEN_GPT 2	No Part --> Dual Point Fault	SE	-	"-" --> ESM[SW]:IR:ISR_MONITOR
13018	GPT12	GPT12.KER NEL	np --> pd	INTGEN_GPT 2	No Part --> Safe	SE	-	-

3 Safety Mechanisms in the FMEDA

In general, the Safety Mechanisms listed in the FMEDA /Ref. 1/ can be found in the Safety Manual/Ref. 3/. However there are exceptions which are described here.

These Safety Mechanisms are grouped into 2 categories

1. Safety Mechanisms with Failure Mode Coverage (FMC) tag
2. Wild card Safety Mechanisms

3.1 Safety Mechanisms with Failure Mode Coverage (FMC)

There are Safety Mechanisms with a FMC tag e.g., SM[HW]::ERROR_CORRECTION[FMC=SBE]. FMC stands for **F**ailure **M**ode **C**overage of the Safety Mechanism. FMC tag is used when a Safety Mechanism has different diagnostic coverage values for different failure modes.

For example, SM[HW]:NVM.PFLASH:ERROR_MANAGEMENT has difference diagnostic coverage for address failures and All-0/1 failures.

3.2 Wildcard Safety Mechanisms

All Safety Mechanism names in AURIX 2G follows the one of the naming convention below.

- SM[HW]:FB.FSB:DESCRIPTION
- SM[SW]:FB.FSB:DESCRIPTION
- ESM[HW]:FB.FSB:DESCRIPTION
- ESM[SW]:FB.FSB:DESCRIPTION

Where, FB is Functional Block and FSB is Functional Sub-Block. For more information on the naming convention, refer to Safety Manual /Ref. 3/.

In Wildcard Safety Mechanisms, information about the functional block and functional sub-block are missing. This can be seen through the double colon after SM[HW] e.g., SM[HW]::ADDRESS.

3.2.1 Safety Mechanism Mapping provided

The Table 4 below lists mapping for the wildcard Safety Mechanisms which are used in the FMEDA /Ref. 1/ to Safety Manual /Ref. 3/.

3.2.2 Access protection wild card Safety Mechanisms

Any Safety Mechanism related to access protection (*AS_AP) are not listed in the mapping table. The access protection function is one collective safety mechanism that is distributed among different functional blocks. It is not possible to forecast which safety mechanism exactly detects the random hardware fault. Depending on the effect of the random hardware fault, different slave access protections will raise an alarm.

For example, a random hardware fault in the master interface can cause incorrect address on the bus. This can lead to a wrong slave being addressed which will detect the fault and raise an alarm.

Safety Mechanisms in the FMEDA

Table 4 Wildcard Safety Mechanisms Mapping Table

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
CPU0 Prog Memory and Cache - Lockstep	CPU0 PTAG	SM[HW]::ERROR_DETECTIO N[FMC=SBE]	SM[HW]::ERROR_DETECTIO N[FMC=SBE]	SM[HW]:CPU.PTAG:ERROR_ DETECTION	SM[HW]:CPU.PTAG:ERROR_ DETECTION
CPU0 Prog Memory and Cache - Lockstep	CPU0 PTAG	SM[HW]::ERROR_DETECTIO N[FMC=DBE]	SM[HW]::ERROR_DETECTIO N[FMC=DBE]	SM[HW]:CPU.PTAG:ERROR_ DETECTION	SM[HW]:CPU.PTAG:ERROR_ DETECTION
CPU0 Prog Memory and Cache - Lockstep	CPU0 PTAG	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.PTAG:ADDRES S	SM[HW]:CPU.PTAG:ADDRES S
CPU0 Prog Memory and Cache - Lockstep	CPU0 PTAG	SM[HW]::ERROR_DETECTIO N[FMC=MBE@N=10]	SM[HW]::ERROR_DETECTIO N[FMC=MBE@N=10]	SM[HW]:CPU.PTAG:ERROR_ DETECTION	SM[HW]:CPU.PTAG:ERROR_ DETECTION
CPU0 Prog Memory and Cache - Lockstep	CPU0 PTAG	SM[HW]::ERROR_DETECTIO N[FMC=ALLO]	SM[HW]::ERROR_DETECTIO N[FMC=ALLO]	SM[HW]:CPU.PTAG:ERROR_ DETECTION	SM[HW]:CPU.PTAG:ERROR_ DETECTION
CPU0 Prog Memory and Cache - Lockstep	CPU0 PTAG	SM[HW]::ERROR_DETECTIO N[FMC=ALL1]	SM[HW]::ERROR_DETECTIO N[FMC=ALL1]	SM[HW]:CPU.PTAG:ERROR_ DETECTION	SM[HW]:CPU.PTAG:ERROR_ DETECTION
CPU0 Prog Memory and Cache - Lockstep	CPU0 PTAG	SM[HW]::ERROR_CORRECTI ON[FMC=SBE]	SM[HW]::ERROR_CORRECTI ON[FMC=SBE]	SM[HW]:CPU.PTAG:ERROR_ DETECTION	SM[HW]:CPU.PTAG:ERROR_ DETECTION
CPU0 Prog Memory and Cache - Lockstep	CPU0 PTAG	SM[HW]::ADDRESS	-	SM[HW]:CPU.PTAG:ADDRES S	
CPU0 Prog Memory and Cache - Lockstep	CPU0 PTAG SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.PTAG:ADDRES S
CPU0 Prog Memory and Cache - Lockstep	CPU0 PSPR	SM[HW]::ERROR_CORRECTI ON[FMC=SBE]	SM[HW]::ERROR_CORRECTI ON[FMC=SBE]	SM[HW]:CPU.PSPR:ERROR_ CORRECTION	SM[HW]:CPU.PSPR:ERROR_ CORRECTION
CPU0 Prog Memory and Cache - Lockstep	CPU0 PSPR	SM[HW]::ERROR_CORRECTI ON[FMC=DBE]	SM[HW]::ERROR_CORRECTI ON[FMC=DBE]	SM[HW]:CPU.PCACHE:ERRO R_CORRECTION	SM[HW]:CPU.PCACHE:ERRO R_CORRECTION
CPU0 Prog Memory and Cache - Lockstep	CPU0 PSPR	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.PSPR:ADDRES S	SM[HW]:CPU.PSPR:ADDRES S
CPU0 Prog Memory and Cache - Lockstep	CPU0 PSPR	SM[HW]::ERROR_CORRECTI ON[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTI ON[FMC=MBE@N=10]	SM[HW]:CPU.PSPR:ERROR_ CORRECTION	SM[HW]:CPU.PSPR:ERROR_ CORRECTION
CPU0 Prog Memory and Cache - Lockstep	CPU0 PSPR	SM[HW]::ERROR_CORRECTI ON[FMC=ALLO]	SM[HW]::ERROR_CORRECTI ON[FMC=ALLO]	SM[HW]:CPU.PCACHE:ERRO R_CORRECTION	SM[HW]:CPU.PCACHE:ERRO R_CORRECTION
CPU0 Prog Memory and Cache - Lockstep	CPU0 PSPR	SM[HW]::ERROR_CORRECTI ON[FMC=ALL1]	SM[HW]::ERROR_CORRECTI ON[FMC=ALL1]	SM[HW]:CPU.PSPR:ERROR_ CORRECTION	SM[HW]:CPU.PSPR:ERROR_ CORRECTION
CPU0 Prog Memory and	CPU0 PSPR	SM[HW]::ADDRESS	-	SM[HW]:CPU.PSPR:ADDRES S	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
Cache - Lockstep				SM[HW]:CPU.PCACHE:ADDRESS	
CPU0 Prog Memory and Cache - Lockstep	CPU0 PSPR SafetyROM	-	SM[HW]:ADDRESS		SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS
CPU0 Prog Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]:ERROR_CORRECTION	-	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU0 Prog Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]:REG_MONITOR	-	SM[HW]:CPU.PSPR:REG_MONITOR SM[HW]:CPU.PCACHE:REG_MONITOR SM[HW]:CPU.PTAG:REG_MONITOR	
CPU0 Prog Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]:ADDRESS	-	SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS SM[HW]:CPU.PTAG:ADDRESS	
CPU0 Prog Memory and Cache - Lockstep	SSH.MTU_SSH_IF	SM[HW]:CONTROL	-	SM[HW]:CPU.PSPR:CONTROL SM[HW]:CPU.PCACHE:CONTROL SM[HW]:CPU.PTAG:CONTROL	
CPU0 Prog Memory and Cache - Lockstep	SSH.RED	SM[HW]:REG_MONITOR	-	SM[HW]:CPU.PSPR:REG_MONITOR SM[HW]:CPU.PCACHE:REG_MONITOR SM[HW]:CPU.PTAG:REG_MONITOR	
CPU0 Prog Memory and Cache - Lockstep	SSH	-	SM[HW]:SM_CONTROL		SM[HW]:CPU.PSPR:SM_CONTROL SM[HW]:CPU.PCACHE:SM_CONTROL SM[HW]:CPU.PTAG:SM_CONTROL
CPU0 Prog Memory and Cache - Lockstep	SSH	-	SM[HW]:REG_MONITOR		SM[HW]:CPU.PSPR:REG_MONITOR SM[HW]:CPU.PCACHE:REG_MONITOR SM[HW]:CPU.PTAG:REG_MONITOR
CPU0 Prog Memory and Cache - Lockstep	SSH	SM[HW]:ERROR_CORRECTION	-	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU0 Prog Memory and Cache - Lockstep	SSH	-	ESM[SW]:REG_MONITOR_TEST		ESM[SW]:CPU.PSPR:REG_MONITOR_TEST ESM[SW]:CPU.PCACHE:REG_MONITOR_TEST ESM[SW]:CPU.PTAG:REG_MONITOR_TEST
CPU0 Prog Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]:ERROR_DETECTION	-	SM[HW]:CPU.PSPR:ERROR_DETECTION SM[HW]:CPU.PCACHE:ERROR_DETECTION	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
				SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU0 Prog Memory and Cache - Lockstep	SSH	SM[HW]:ERROR_DETECTION	-	SM[HW]:CPU.PSPR:ERROR_DETECTION SM[HW]:CPU.PCACHE:ERROR_DETECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU0 Data Memory and Cache - Lockstep	CPU0 DSPR	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU0 Data Memory and Cache - Lockstep	CPU0 DSPR	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU0 Data Memory and Cache - Lockstep	CPU0 DSPR	SM[HW]:ADDRESS	SM[HW]:ADDRESS	SM[HW]:CPU.DSPR:ADDRESSES SM[HW]:CPU.DCACHE:ADDRESS	SM[HW]:CPU.DSPR:ADDRESSES SM[HW]:CPU.DCACHE:ADDRESS
CPU0 Data Memory and Cache - Lockstep	CPU0 DSPR	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU0 Data Memory and Cache - Lockstep	CPU0 DSPR	SM[HW]:ERROR_CORRECTION[FMC=ALLO]	SM[HW]:ERROR_CORRECTION[FMC=ALLO]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU0 Data Memory and Cache - Lockstep	CPU0 DSPR	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU0 Data Memory and Cache - Lockstep	CPU0 DSPR	SM[HW]:ADDRESS	-	SM[HW]:CPU.DSPR:ADDRESSES SM[HW]:CPU.DCACHE:ADDRESS	
CPU0 Data Memory and Cache - Lockstep	CPU0 DSPR SafetyROM	-	SM[HW]:ADDRESS		SM[HW]:CPU.DSPR:ADDRESSES SM[HW]:CPU.DCACHE:ADDRESS
CPU0 Data Memory and Cache - Lockstep	CPU0 DTAG	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU0 Data Memory and Cache - Lockstep	CPU0 DTAG	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU0 Data Memory and Cache - Lockstep	CPU0 DTAG	SM[HW]:ADDRESS	SM[HW]:ADDRESS	SM[HW]:CPU.DTAG:ADDRESSES	SM[HW]:CPU.DTAG:ADDRESSES
CPU0 Data Memory and Cache - Lockstep	CPU0 DTAG	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU0 Data Memory and Cache - Lockstep	CPU0 DTAG	SM[HW]:ERROR_CORRECTION[FMC=ALLO]	SM[HW]:ERROR_CORRECTION[FMC=ALLO]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU0 Data Memory and Cache - Lockstep	CPU0 DTAG	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
CPU0 Data Memory and Cache - Lockstep	CPU0 DTAG	SM[HW]::ADDRESS	-	SM[HW]:CPU.DTAG:ADDRESS	
CPU0 Data Memory and Cache - Lockstep	CPU0 DTAG SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.DTAG:ADDRESS
CPU0 Data Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.DSPR:ERROR_CORRECTION	
				SM[HW]:CPU.DCACHE:ERROR_CORRECTION	
				SM[HW]:CPU.DTAG:ERROR_CORRECTION	
CPU0 Data Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.DSPR:REG_MONITOR	
				SM[HW]:CPU.DCACHE:REG_MONITOR	
				SM[HW]:CPU.DTAG:REG_MONITOR	
CPU0 Data Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:CPU.DSPR:ADDRESS	
				SM[HW]:CPU.DCACHE:ADDRESS	
				SM[HW]:CPU.DTAG:ADDRESS	
CPU0 Data Memory and Cache - Lockstep	SSH.MTU_SSH_IF	Smcmcan M[HW]::CONTROL	-	SM[HW]:CPU.DSPR:CONTROL	
				SM[HW]:CPU.DCACHE:CONTROL	
				SM[HW]:CPU.DTAG:CONTROL	
CPU0 Data Memory and Cache - Lockstep	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.DSPR:REG_MONITOR	
				SM[HW]:CPU.DCACHE:REG_MONITOR	
				SM[HW]:CPU.DTAG:REG_MONITOR	
CPU0 Data Memory and Cache - Lockstep	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:CPU.DSPR:SM_CONTROL
					SM[HW]:CPU.DCACHE:SM_CONTROL
					SM[HW]:CPU.DTAG:SM_CONTROL
CPU0 Data Memory and Cache - Lockstep	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:CPU.DSPR:REG_MONITOR
					SM[HW]:CPU.DCACHE:REG_MONITOR
					SM[HW]:CPU.DTAG:REG_MONITOR
CPU0 Data Memory and Cache - Lockstep	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.DSPR:ERROR_CORRECTION	
				SM[HW]:CPU.DCACHE:ERROR_CORRECTION	
				SM[HW]:CPU.DTAG:ERROR_CORRECTION	
CPU0 Data Memory and Cache - Lockstep	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:CPU.DSPR:REG_MONITOR_TEST
					ESM[SW]:CPU.DCACHE:REG_MONITOR_TEST
					ESM[SW]:CPU.DTAG:REG_MONITOR_TEST
CPU0 DLMU0 STBY	CPU0 DLMU0 STBY	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
CPU0 DLMU0 STBY	CPU0 DLMU0 STBY	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU0 DLMU0 STBY	CPU0 DLMU0 STBY	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.DLMU:ADDRESS	SM[HW]:CPU.DLMU:ADDRESS
CPU0 DLMU0 STBY	CPU0 DLMU0 STBY	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU0 DLMU0 STBY	CPU0 DLMU0 STBY	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU0 DLMU0 STBY	CPU0 DLMU0 STBY	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU0 DLMU0 STBY	CPU0 DLMU0 STBY	SM[HW]::ADDRESS	-	SM[HW]:CPU.DLMU:ADDRESS	
CPU0 DLMU0 STBY	CPU0 DLMU0 STBY SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.DLMU:ADDRESS
CPU0 DLMU0 STBY	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.DLMU:ERROR_CORRECTION	
CPU0 DLMU0 STBY	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.DLMU:REG_MONITOR	
CPU0 DLMU0 STBY	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:CPU.DLMU:ADDRESS	
CPU0 DLMU0 STBY	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:CPU.DLMU:CONTROL	
CPU0 DLMU0 STBY	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:CPU.DLMU:SM_CONTROL
CPU0 DLMU0 STBY	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:CPU.DLMU:REG_MONITOR
CPU0 DLMU0 STBY	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.DLMU:ERROR_CORRECTION	
CPU0 DLMU0 STBY	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:CPU.DLMU:REG_MONITOR_TEST
CPU1 Prog Memory and Cache - Lockstep	CPU1 PTAG	SM[HW]::ERROR_DETECTION[FMC=SBE]	SM[HW]::ERROR_DETECTION[FMC=SBE]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU1 Prog Memory and Cache - Lockstep	CPU1 PTAG	SM[HW]::ERROR_DETECTION[FMC=DBE]	SM[HW]::ERROR_DETECTION[FMC=DBE]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU1 Prog Memory and Cache - Lockstep	CPU1 PTAG	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.PTAG:ADDRESS	SM[HW]:CPU.PTAG:ADDRESS
CPU1 Prog Memory and Cache - Lockstep	CPU1 PTAG	SM[HW]::ERROR_DETECTION[FMC=MBE@N=10]	SM[HW]::ERROR_DETECTION[FMC=MBE@N=10]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU1 Prog Memory and Cache - Lockstep	CPU1 PTAG	SM[HW]::ERROR_DETECTION[FMC=ALL0]	SM[HW]::ERROR_DETECTION[FMC=ALL0]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU1 Prog Memory and Cache - Lockstep	CPU1 PTAG	SM[HW]::ERROR_DETECTION[FMC=ALL1]	SM[HW]::ERROR_DETECTION[FMC=ALL1]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU1 Prog Memory and Cache - Lockstep	CPU1 PTAG	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU1 Prog Memory and Cache - Lockstep	CPU1 PTAG	SM[HW]::ADDRESS	-	SM[HW]:CPU.PTAG:ADDRESS	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
CPU1 Prog Memory and Cache - Lockstep	CPU1 PTAG SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.PTAG:ADDRESS
CPU1 Prog Memory and Cache - Lockstep	CPU1 PSPR	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU1 Prog Memory and Cache - Lockstep	CPU1 PSPR	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU1 Prog Memory and Cache - Lockstep	CPU1 PSPR	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS	SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS
CPU1 Prog Memory and Cache - Lockstep	CPU1 PSPR	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU1 Prog Memory and Cache - Lockstep	CPU1 PSPR	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU1 Prog Memory and Cache - Lockstep	CPU1 PSPR	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU1 Prog Memory and Cache - Lockstep	CPU1 PSPR	SM[HW]::ADDRESS	-	SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS	
CPU1 Prog Memory and Cache - Lockstep	CPU1 PSPR SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS
CPU1 Prog Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU1 Prog Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.PSPR:REG_MONITOR SM[HW]:CPU.PCACHE:REG_MONITOR SM[HW]:CPU.PTAG:REG_MONITOR	
CPU1 Prog Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS SM[HW]:CPU.PTAG:ADDRESS	
CPU1 Prog Memory and Cache - Lockstep	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:CPU.PSPR:CONTROL SM[HW]:CPU.PCACHE:CONTROL SM[HW]:CPU.PTAG:CONTROL	
CPU1 Prog Memory and Cache - Lockstep	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.PSPR:REG_MONITOR SM[HW]:CPU.PCACHE:REG_MONITOR	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
				SM[HW]:CPU.PTAG:REG_MONITOR	
CPU1 Prog Memory and Cache - Lockstep	SSH	-	SM[HW]:SM_CONTROL		SM[HW]:CPU.PSPR:SM_CONTROL SM[HW]:CPU.PCACHE:SM_CONTROL SM[HW]:CPU.PTAG:SM_CONTROL
CPU1 Prog Memory and Cache - Lockstep	SSH	-	SM[HW]:REG_MONITOR		SM[HW]:CPU.PSPR:REG_MONITOR SM[HW]:CPU.PCACHE:REG_MONITOR SM[HW]:CPU.PTAG:REG_MONITOR
CPU1 Prog Memory and Cache - Lockstep	SSH	SM[HW]:ERROR_CORRECTION	-	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU1 Prog Memory and Cache - Lockstep	SSH	-	ESM[SW]:REG_MONITOR_TEST		ESM[SW]:CPU.PSPR:REG_MONITOR_TEST ESM[SW]:CPU.PCACHE:REG_MONITOR_TEST ESM[SW]:CPU.PTAG:REG_MONITOR_TEST
CPU1 Prog Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]:ERROR_DETECTION	-	SM[HW]:CPU.PSPR:ERROR_DETECTION SM[HW]:CPU.PCACHE:ERROR_DETECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU1 Prog Memory and Cache - Lockstep	SSH	SM[HW]:ERROR_DETECTION	-	SM[HW]:CPU.PSPR:ERROR_DETECTION SM[HW]:CPU.PCACHE:ERROR_DETECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU1 Data Memory and Cache - Lockstep	CPU1 DSPR	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU1 Data Memory and Cache - Lockstep	CPU1 DSPR	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU1 Data Memory and Cache - Lockstep	CPU1 DSPR	SM[HW]:ADDRESS	SM[HW]:ADDRESS	SM[HW]:CPU.DSPR:ADDRESS SM[HW]:CPU.DCACHE:ADDRESS	SM[HW]:CPU.DSPR:ADDRESS SM[HW]:CPU.DCACHE:ADDRESS
CPU1 Data Memory and Cache - Lockstep	CPU1 DSPR	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU1 Data Memory and Cache - Lockstep	CPU1 DSPR	SM[HW]:ERROR_CORRECTION[FMC=ALLO]	SM[HW]:ERROR_CORRECTION[FMC=ALLO]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU1 Data Memory and Cache - Lockstep	CPU1 DSPR	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU1 Data Memory and	CPU1 DSPR	SM[HW]:ADDRESS	-	SM[HW]:CPU.DSPR:ADDRESS	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
Cache - Lockstep				SM[HW]:CPU.DCACHE:ADDRESS	
CPU1 Data Memory and Cache - Lockstep	CPU1 DSPR SafetyROM	-	SM[HW]:ADDRESS		SM[HW]:CPU.DSPR:ADDRESS SM[HW]:CPU.DCACHE:ADDRESS
CPU1 Data Memory and Cache - Lockstep	CPU1 DTAG	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU1 Data Memory and Cache - Lockstep	CPU1 DTAG	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU1 Data Memory and Cache - Lockstep	CPU1 DTAG	SM[HW]:ADDRESS	SM[HW]:ADDRESS	SM[HW]:CPU.DTAG:ADDRESS	SM[HW]:CPU.DTAG:ADDRESS
CPU1 Data Memory and Cache - Lockstep	CPU1 DTAG	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU1 Data Memory and Cache - Lockstep	CPU1 DTAG	SM[HW]:ERROR_CORRECTION[FMC=ALL0]	SM[HW]:ERROR_CORRECTION[FMC=ALL0]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU1 Data Memory and Cache - Lockstep	CPU1 DTAG	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU1 Data Memory and Cache - Lockstep	CPU1 DTAG	SM[HW]:ADDRESS	-	SM[HW]:CPU.DTAG:ADDRESS	
CPU1 Data Memory and Cache - Lockstep	CPU1 DTAG SafetyROM	-	SM[HW]:ADDRESS		SM[HW]:CPU.DTAG:ADDRESS
CPU1 Data Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]:ERROR_CORRECTION	-	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION SM[HW]:CPU.DTAG:ERROR_CORRECTION	
CPU1 Data Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]:REG_MONITOR	-	SM[HW]:CPU.DSPR:REG_MONITOR SM[HW]:CPU.DCACHE:REG_MONITOR SM[HW]:CPU.DTAG:REG_MONITOR	
CPU1 Data Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]:ADDRESS	-	SM[HW]:CPU.DSPR:ADDRESS SM[HW]:CPU.DCACHE:ADDRESS SM[HW]:CPU.DTAG:ADDRESS	
CPU1 Data Memory and Cache - Lockstep	SSH.MTU_SSH_IF	SM[HW]:CONTROL	-	SM[HW]:CPU.DSPR:CONTROL SM[HW]:CPU.DCACHE:CONTROL SM[HW]:CPU.DTAG:CONTROL	
CPU1 Data Memory and	SSH.RED	SM[HW]:REG_MONITOR	-	SM[HW]:CPU.DSPR:REG_MONITOR	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
Cache - Lockstep				SM[HW]:CPU.DCACHE:REG_MONITOR SM[HW]:CPU.DTAG:REG_MONITOR	
CPU1 Data Memory and Cache - Lockstep	SSH	-	SM[HW]:SM_CONTROL		SM[HW]:CPU.DSPR:SM_CONTROL SM[HW]:CPU.DCACHE:SM_CONTROL SM[HW]:CPU.DTAG:SM_CONTROL
CPU1 Data Memory and Cache - Lockstep	SSH	-	SM[HW]:REG_MONITOR		SM[HW]:CPU.DSPR:REG_MONITOR SM[HW]:CPU.DCACHE:REG_MONITOR SM[HW]:CPU.DTAG:REG_MONITOR
CPU1 Data Memory and Cache - Lockstep	SSH	SM[HW]:ERROR_CORRECTION	-	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION SM[HW]:CPU.DTAG:ERROR_CORRECTION	
CPU1 Data Memory and Cache - Lockstep	SSH	-	ESM[SW]:REG_MONITOR_TEST		ESM[SW]:CPU.DSPR:REG_MONITOR_TEST ESM[SW]:CPU.DCACHE:REG_MONITOR_TEST ESM[SW]:CPU.DTAG:REG_MONITOR_TEST
CPU1 DLMU1 STBY	CPU1 DLMU1 STBY	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU1 DLMU1 STBY	CPU1 DLMU1 STBY	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU1 DLMU1 STBY	CPU1 DLMU1 STBY	SM[HW]:ADDRESS	SM[HW]:ADDRESS	SM[HW]:CPU.DLMU:ADDRESS	SM[HW]:CPU.DLMU:ADDRESS
CPU1 DLMU1 STBY	CPU1 DLMU1 STBY	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU1 DLMU1 STBY	CPU1 DLMU1 STBY	SM[HW]:ERROR_CORRECTION[FMC=ALL0]	SM[HW]:ERROR_CORRECTION[FMC=ALL0]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU1 DLMU1 STBY	CPU1 DLMU1 STBY	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU1 DLMU1 STBY	CPU1 DLMU1 STBY	SM[HW]:ADDRESS	-	SM[HW]:CPU.DLMU:ADDRESS	
CPU1 DLMU1 STBY	CPU1 DLMU1 STBY SafetyROM	-	SM[HW]:ADDRESS		SM[HW]:CPU.DLMU:ADDRESS
CPU1 DLMU1 STBY	SSH.BISTCTRL	SM[HW]:ERROR_CORRECTION	-	SM[HW]:CPU.DLMU:ERROR_CORRECTION	
CPU1 DLMU1 STBY	SSH.BISTCTRL	SM[HW]:REG_MONITOR	-	SM[HW]:CPU.DLMU:REG_MONITOR	
CPU1 DLMU1 STBY	SSH.BISTCTRL	SM[HW]:ADDRESS	-	SM[HW]:CPU.DLMU:ADDRESS	
CPU1 DLMU1 STBY	SSH.MTU_SSH_IF	SM[HW]:CONTROL	-	SM[HW]:CPU.DLMU:CONTROL	
CPU1 DLMU1 STBY	SSH	-	SM[HW]:SM_CONTROL		SM[HW]:CPU.DLMU:SM_CONTROL
CPU1 DLMU1 STBY	SSH	-	SM[HW]:REG_MONITOR		SM[HW]:CPU.DLMU:REG_MONITOR
CPU1 DLMU1 STBY	SSH	SM[HW]:ERROR_CORRECTION	-	SM[HW]:CPU.DLMU:ERROR_CORRECTION	
CPU1 DLMU1 STBY	SSH	-	ESM[SW]:REG_MONITOR_TEST		ESM[SW]:CPU.DLMU:REG_MONITOR_TEST

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
CPU2 Prog Memory and Cache - Lockstep	CPU2 PTAG	SM[HW]::ERROR_DETECTION[FMC=SBE]	SM[HW]::ERROR_DETECTION[FMC=SBE]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU2 Prog Memory and Cache - Lockstep	CPU2 PTAG	SM[HW]::ERROR_DETECTION[FMC=DBE]	SM[HW]::ERROR_DETECTION[FMC=DBE]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU2 Prog Memory and Cache - Lockstep	CPU2 PTAG	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.PTAG:ADDRESS	SM[HW]:CPU.PTAG:ADDRESS
CPU2 Prog Memory and Cache - Lockstep	CPU2 PTAG	SM[HW]::ERROR_DETECTION[FMC=MBE@N=10]	SM[HW]::ERROR_DETECTION[FMC=MBE@N=10]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU2 Prog Memory and Cache - Lockstep	CPU2 PTAG	SM[HW]::ERROR_DETECTION[FMC=ALLO]	SM[HW]::ERROR_DETECTION[FMC=ALLO]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU2 Prog Memory and Cache - Lockstep	CPU2 PTAG	SM[HW]::ERROR_DETECTION[FMC=ALL1]	SM[HW]::ERROR_DETECTION[FMC=ALL1]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU2 Prog Memory and Cache - Lockstep	CPU2 PTAG	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU2 Prog Memory and Cache - Lockstep	CPU2 PTAG	SM[HW]::ADDRESS	-	SM[HW]:CPU.PTAG:ADDRESS	
CPU2 Prog Memory and Cache - Lockstep	CPU2 PTAG SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.PTAG:ADDRESS
CPU2 Prog Memory and Cache - Lockstep	CPU2 PSPR	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.PSPR:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION
				SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU2 Prog Memory and Cache - Lockstep	CPU2 PSPR	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.PSPR:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION
				SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU2 Prog Memory and Cache - Lockstep	CPU2 PSPR	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.PSPR:ADDRESS	SM[HW]:CPU.PSPR:ADDRESS
				SM[HW]:CPU.PCACHE:ADDRESS	SM[HW]:CPU.PCACHE:ADDRESS
CPU2 Prog Memory and Cache - Lockstep	CPU2 PSPR	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.PSPR:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION
				SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU2 Prog Memory and Cache - Lockstep	CPU2 PSPR	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:CPU.PSPR:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION
				SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU2 Prog Memory and Cache - Lockstep	CPU2 PSPR	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.PSPR:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION
				SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU2 Prog Memory and Cache - Lockstep	CPU2 PSPR	SM[HW]::ADDRESS	-	SM[HW]:CPU.PSPR:ADDRESS	
				SM[HW]:CPU.PCACHE:ADDRESS	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
CPU2 Prog Memory and Cache - Lockstep	CPU2 PSPR SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS
CPU2 Prog Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU2 Prog Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.PSPR:REG_MONITOR SM[HW]:CPU.PCACHE:REG_MONITOR SM[HW]:CPU.PTAG:REG_MONITOR	
CPU2 Prog Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS SM[HW]:CPU.PTAG:ADDRESS	
CPU2 Prog Memory and Cache - Lockstep	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:CPU.PSPR:CONTROL SM[HW]:CPU.PCACHE:CONTROL SM[HW]:CPU.PTAG:CONTROL	
CPU2 Prog Memory and Cache - Lockstep	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.PSPR:REG_MONITOR SM[HW]:CPU.PCACHE:REG_MONITOR SM[HW]:CPU.PTAG:REG_MONITOR	
CPU2 Prog Memory and Cache - Lockstep	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:CPU.PSPR:SM_CONTROL SM[HW]:CPU.PCACHE:SM_CONTROL SM[HW]:CPU.PTAG:SM_CONTROL
CPU2 Prog Memory and Cache - Lockstep	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:CPU.PSPR:REG_MONITOR SM[HW]:CPU.PCACHE:REG_MONITOR SM[HW]:CPU.PTAG:REG_MONITOR
CPU2 Prog Memory and Cache - Lockstep	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU2 Prog Memory and Cache - Lockstep	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:CPU.PSPR:REG_MONITOR_TEST ESM[SW]:CPU.PCACHE:REG_MONITOR_TEST ESM[SW]:CPU.PTAG:REG_MONITOR_TEST
CPU2 Prog Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]::ERROR_DETECTION	-	SM[HW]:CPU.PSPR:ERROR_DETECTION SM[HW]:CPU.PCACHE:ERROR_DETECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
CPU2 Prog Memory and Cache - Lockstep	SSH	SM[HW]::ERROR_DETECTION	-	SM[HW]:CPU.PSPR:ERROR_DETECTION	
				SM[HW]:CPU.PCACHE:ERROR_DETECTION	
				SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU2 Data Memory and Cache - Lockstep	CPU2 DSPR	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.DSPR:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION
				SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU2 Data Memory and Cache - Lockstep	CPU2 DSPR	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.DSPR:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION
				SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU2 Data Memory and Cache - Lockstep	CPU2 DSPR	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.DSPR:ADDRESS	SM[HW]:CPU.DSPR:ADDRESS
				SM[HW]:CPU.DCACHE:ADDRESS	SM[HW]:CPU.DCACHE:ADDRESS
CPU2 Data Memory and Cache - Lockstep	CPU2 DSPR	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.DSPR:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION
				SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU2 Data Memory and Cache - Lockstep	CPU2 DSPR	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:CPU.DSPR:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION
				SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU2 Data Memory and Cache - Lockstep	CPU2 DSPR	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.DSPR:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION
				SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU2 Data Memory and Cache - Lockstep	CPU2 DSPR	SM[HW]::ADDRESS	-	SM[HW]:CPU.DSPR:ADDRESS	
				SM[HW]:CPU.DCACHE:ADDRESS	
CPU2 Data Memory and Cache - Lockstep	CPU2 DSPR SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.DSPR:ADDRESS
					SM[HW]:CPU.DCACHE:ADDRESS
CPU2 Data Memory and Cache - Lockstep	CPU2 DTAG	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU2 Data Memory and Cache - Lockstep	CPU2 DTAG	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU2 Data Memory and Cache - Lockstep	CPU2 DTAG	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.DTAG:ADDRESS	SM[HW]:CPU.DTAG:ADDRESS
CPU2 Data Memory and Cache - Lockstep	CPU2 DTAG	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU2 Data Memory and Cache - Lockstep	CPU2 DTAG	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU2 Data Memory and Cache - Lockstep	CPU2 DTAG	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
CPU2 Data Memory and Cache - Lockstep	CPU2 DTAG	SM[HW]::ADDRESS	-	SM[HW]:CPU.DTAG:ADDRESS	
CPU2 Data Memory and Cache - Lockstep	CPU2 DTAG SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.DTAG:ADDRESS
CPU2 Data Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.DSPR:ERROR_CORRECTION	
				SM[HW]:CPU.DCACHE:ERROR_CORRECTION	
				SM[HW]:CPU.DTAG:ERROR_CORRECTION	
CPU2 Data Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.DSPR:REG_MONITOR	
				SM[HW]:CPU.DCACHE:REG_MONITOR	
				SM[HW]:CPU.DTAG:REG_MONITOR	
CPU2 Data Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:CPU.DSPR:ADDRESS	
				SM[HW]:CPU.DCACHE:ADDRESS	
				SM[HW]:CPU.DTAG:ADDRESS	
CPU2 Data Memory and Cache - Lockstep	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:CPU.DSPR:CONTROL	
				SM[HW]:CPU.DCACHE:CONTROL	
				SM[HW]:CPU.DTAG:CONTROL	
CPU2 Data Memory and Cache - Lockstep	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.DSPR:REG_MONITOR	
				SM[HW]:CPU.DCACHE:REG_MONITOR	
				SM[HW]:CPU.DTAG:REG_MONITOR	
CPU2 Data Memory and Cache - Lockstep	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:CPU.DSPR:SM_CONTROL
					SM[HW]:CPU.DCACHE:SM_CONTROL
					SM[HW]:CPU.DTAG:SM_CONTROL
CPU2 Data Memory and Cache - Lockstep	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:CPU.DSPR:REG_MONITOR
					SM[HW]:CPU.DCACHE:REG_MONITOR
					SM[HW]:CPU.DTAG:REG_MONITOR
CPU2 Data Memory and Cache - Lockstep	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.DSPR:ERROR_CORRECTION	
				SM[HW]:CPU.DCACHE:ERROR_CORRECTION	
				SM[HW]:CPU.DTAG:ERROR_CORRECTION	
CPU2 Data Memory and Cache - Lockstep	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:CPU.DSPR:REG_MONITOR_TEST
					ESM[SW]:CPU.DCACHE:REG_MONITOR_TEST
					ESM[SW]:CPU.DTAG:REG_MONITOR_TEST
CPU2 DLMU2	CPU2 DLMU2	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
CPU2 DLMU2	CPU2 DLMU2	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU2 DLMU2	CPU2 DLMU2	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.DLMU:ADDRESS	SM[HW]:CPU.DLMU:ADDRESS
CPU2 DLMU2	CPU2 DLMU2	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU2 DLMU2	CPU2 DLMU2	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU2 DLMU2	CPU2 DLMU2	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU2 DLMU2	CPU2 DLMU2	SM[HW]::ADDRESS	-	SM[HW]:CPU.DLMU:ADDRESS	
CPU2 DLMU2	CPU2 DLMU2 SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.DLMU:ADDRESS
CPU2 DLMU2	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.DLMU:ERROR_CORRECTION	
CPU2 DLMU2	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.DLMU:REG_MONITOR	
CPU2 DLMU2	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:CPU.DLMU:ADDRESS	
CPU2 DLMU2	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:CPU.DLMU:CONTROL	
CPU2 DLMU2	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.DLMU:REG_MONITOR	
CPU2 DLMU2	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:CPU.DLMU:SM_CONTROL
CPU2 DLMU2	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:CPU.DLMU:REG_MONITOR
CPU2 DLMU2	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.DLMU:ERROR_CORRECTION	
CPU2 DLMU2	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:CPU.DLMU:REG_MONITOR_TEST
CPU3 Prog Memory and Cache - Lockstep	CPU3 PTAG	SM[HW]::ERROR_DETECTION[FMC=SBE]	SM[HW]::ERROR_DETECTION[FMC=SBE]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU3 Prog Memory and Cache - Lockstep	CPU3 PTAG	SM[HW]::ERROR_DETECTION[FMC=DBE]	SM[HW]::ERROR_DETECTION[FMC=DBE]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU3 Prog Memory and Cache - Lockstep	CPU3 PTAG	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.PTAG:ADDRESS	SM[HW]:CPU.PTAG:ADDRESS
CPU3 Prog Memory and Cache - Lockstep	CPU3 PTAG	SM[HW]::ERROR_DETECTION[FMC=MBE@N=10]	SM[HW]::ERROR_DETECTION[FMC=MBE@N=10]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU3 Prog Memory and Cache - Lockstep	CPU3 PTAG	SM[HW]::ERROR_DETECTION[FMC=ALL0]	SM[HW]::ERROR_DETECTION[FMC=ALL0]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU3 Prog Memory and Cache - Lockstep	CPU3 PTAG	SM[HW]::ERROR_DETECTION[FMC=ALL1]	SM[HW]::ERROR_DETECTION[FMC=ALL1]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU3 Prog Memory and Cache - Lockstep	CPU3 PTAG	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU3 Prog Memory and Cache - Lockstep	CPU3 PTAG	SM[HW]::ADDRESS	-	SM[HW]:CPU.PTAG:ADDRESS	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
CPU3 Prog Memory and Cache - Lockstep	CPU3 PTAG SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.PTAG:ADDRESS
CPU3 Prog Memory and Cache - Lockstep	CPU3 PSPR	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU3 Prog Memory and Cache - Lockstep	CPU3 PSPR	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU3 Prog Memory and Cache - Lockstep	CPU3 PSPR	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS	SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS
CPU3 Prog Memory and Cache - Lockstep	CPU3 PSPR	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU3 Prog Memory and Cache - Lockstep	CPU3 PSPR	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU3 Prog Memory and Cache - Lockstep	CPU3 PSPR	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU3 Prog Memory and Cache - Lockstep	CPU3 PSPR	SM[HW]::ADDRESS	-	SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS	
CPU3 Prog Memory and Cache - Lockstep	CPU3 PSPR SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS
CPU3 Prog Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU3 Prog Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.PSPR:REG_MONITOR SM[HW]:CPU.PCACHE:REG_MONITOR SM[HW]:CPU.PTAG:REG_MONITOR	
CPU3 Prog Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS SM[HW]:CPU.PTAG:ADDRESS	
CPU3 Prog Memory and Cache - Lockstep	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:CPU.PSPR:CONTROL SM[HW]:CPU.PCACHE:CONTROL SM[HW]:CPU.PTAG:CONTROL	
CPU3 Prog Memory and Cache - Lockstep	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.PSPR:REG_MONITOR SM[HW]:CPU.PCACHE:REG_MONITOR	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
				SM[HW]:CPU.PTAG:REG_MONITOR	
CPU3 Prog Memory and Cache - Lockstep	SSH	-	SM[HW]:SM_CONTROL		SM[HW]:CPU.PSPR:SM_CONTROL SM[HW]:CPU.PCACHE:SM_CONTROL SM[HW]:CPU.PTAG:SM_CONTROL
CPU3 Prog Memory and Cache - Lockstep	SSH	-	SM[HW]:REG_MONITOR		SM[HW]:CPU.PSPR:REG_MONITOR SM[HW]:CPU.PCACHE:REG_MONITOR SM[HW]:CPU.PTAG:REG_MONITOR
CPU3 Prog Memory and Cache - Lockstep	SSH	SM[HW]:ERROR_CORRECTION	-	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU3 Prog Memory and Cache - Lockstep	SSH	-	ESM[SW]:REG_MONITOR_TEST		ESM[SW]:CPU.PSPR:REG_MONITOR_TEST ESM[SW]:CPU.PCACHE:REG_MONITOR_TEST ESM[SW]:CPU.PTAG:REG_MONITOR_TEST
CPU3 Prog Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]:ERROR_DETECTION	-	SM[HW]:CPU.PSPR:ERROR_DETECTION SM[HW]:CPU.PCACHE:ERROR_DETECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU3 Prog Memory and Cache - Lockstep	SSH	SM[HW]:ERROR_DETECTION	-	SM[HW]:CPU.PSPR:ERROR_DETECTION SM[HW]:CPU.PCACHE:ERROR_DETECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU3 Data Memory and Cache - Lockstep	CPU3 DSPR	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU3 Data Memory and Cache - Lockstep	CPU3 DSPR	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU3 Data Memory and Cache - Lockstep	CPU3 DSPR	SM[HW]:ADDRESS	SM[HW]:ADDRESS	SM[HW]:CPU.DSPR:ADDRESS SM[HW]:CPU.DCACHE:ADDRESS	SM[HW]:CPU.DSPR:ADDRESS SM[HW]:CPU.DCACHE:ADDRESS
CPU3 Data Memory and Cache - Lockstep	CPU3 DSPR	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU3 Data Memory and Cache - Lockstep	CPU3 DSPR	SM[HW]:ERROR_CORRECTION[FMC=ALLO]	SM[HW]:ERROR_CORRECTION[FMC=ALLO]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU3 Data Memory and Cache - Lockstep	CPU3 DSPR	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU3 Data Memory and	CPU3 DSPR	SM[HW]:ADDRESS	-	SM[HW]:CPU.DSPR:ADDRESS	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
Cache - Lockstep				SM[HW]:CPU.DCACHE:ADDRESS	
CPU3 Data Memory and Cache - Lockstep	CPU3 DSPR SafetyROM	-	SM[HW]:ADDRESS		SM[HW]:CPU.DSPR:ADDRESS SM[HW]:CPU.DCACHE:ADDRESS
CPU3 Data Memory and Cache - Lockstep	CPU3 DTAG	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU3 Data Memory and Cache - Lockstep	CPU3 DTAG	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU3 Data Memory and Cache - Lockstep	CPU3 DTAG	SM[HW]:ADDRESS	SM[HW]:ADDRESS	SM[HW]:CPU.DTAG:ADDRESS	SM[HW]:CPU.DTAG:ADDRESS
CPU3 Data Memory and Cache - Lockstep	CPU3 DTAG	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU3 Data Memory and Cache - Lockstep	CPU3 DTAG	SM[HW]:ERROR_CORRECTION[FMC=ALL0]	SM[HW]:ERROR_CORRECTION[FMC=ALL0]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU3 Data Memory and Cache - Lockstep	CPU3 DTAG	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU3 Data Memory and Cache - Lockstep	CPU3 DTAG	SM[HW]:ADDRESS	-	SM[HW]:CPU.DTAG:ADDRESS	
CPU3 Data Memory and Cache - Lockstep	CPU3 DTAG SafetyROM	-	SM[HW]:ADDRESS		SM[HW]:CPU.DTAG:ADDRESS
CPU3 Data Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]:ERROR_CORRECTION	-	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION SM[HW]:CPU.DTAG:ERROR_CORRECTION	
CPU3 Data Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]:REG_MONITOR	-	SM[HW]:CPU.DSPR:REG_MONITOR SM[HW]:CPU.DCACHE:REG_MONITOR SM[HW]:CPU.DTAG:REG_MONITOR	
CPU3 Data Memory and Cache - Lockstep	SSH.BISTCTRL	SM[HW]:ADDRESS	-	SM[HW]:CPU.DSPR:ADDRESS SM[HW]:CPU.DCACHE:ADDRESS SM[HW]:CPU.DTAG:ADDRESS	
CPU3 Data Memory and Cache - Lockstep	SSH.MTU_SSH_IF	SM[HW]:CONTROL	-	SM[HW]:CPU.DSPR:CONTROL SM[HW]:CPU.DCACHE:CONTROL SM[HW]:CPU.DTAG:CONTROL	
CPU3 Data Memory and	SSH.RED	SM[HW]:REG_MONITOR	-	SM[HW]:CPU.DSPR:REG_MONITOR	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
Cache - Lockstep				SM[HW]:CPU.DCACHE:REG_MONITOR SM[HW]:CPU.DTAG:REG_MONITOR	
CPU3 Data Memory and Cache - Lockstep	SSH	-	SM[HW]:SM_CONTROL		SM[HW]:CPU.DSPR:SM_CONTROL SM[HW]:CPU.DCACHE:SM_CONTROL SM[HW]:CPU.DTAG:SM_CONTROL
CPU3 Data Memory and Cache - Lockstep	SSH	-	SM[HW]:REG_MONITOR		SM[HW]:CPU.DSPR:REG_MONITOR SM[HW]:CPU.DCACHE:REG_MONITOR SM[HW]:CPU.DTAG:REG_MONITOR
CPU3 Data Memory and Cache - Lockstep	SSH	SM[HW]:ERROR_CORRECTION	-	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION SM[HW]:CPU.DTAG:ERROR_CORRECTION	
CPU3 Data Memory and Cache - Lockstep	SSH	-	ESM[SW]:REG_MONITOR_TEST		ESM[SW]:CPU.DSPR:REG_MONITOR_TEST ESM[SW]:CPU.DCACHE:REG_MONITOR_TEST ESM[SW]:CPU.DTAG:REG_MONITOR_TEST
CPU3 DLMU3	CPU3 DLMU3	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU3 DLMU3	CPU3 DLMU3	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU3 DLMU3	CPU3 DLMU3	SM[HW]:ADDRESS	SM[HW]:ADDRESS	SM[HW]:CPU.DLMU:ADDRESS	SM[HW]:CPU.DLMU:ADDRESS
CPU3 DLMU3	CPU3 DLMU3	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU3 DLMU3	CPU3 DLMU3	SM[HW]:ERROR_CORRECTION[FMC=ALL0]	SM[HW]:ERROR_CORRECTION[FMC=ALL0]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU3 DLMU3	CPU3 DLMU3	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU3 DLMU3	CPU3 DLMU3	SM[HW]:ADDRESS	-	SM[HW]:CPU.DLMU:ADDRESS	
CPU3 DLMU3	CPU3 DLMU3 SafetyROM	-	SM[HW]:ADDRESS		SM[HW]:CPU.DLMU:ADDRESS
CPU3 DLMU3	SSH.BISTCTRL	SM[HW]:ERROR_CORRECTION	-	SM[HW]:CPU.DLMU:ERROR_CORRECTION	
CPU3 DLMU3	SSH.BISTCTRL	SM[HW]:REG_MONITOR	-	SM[HW]:CPU.DLMU:REG_MONITOR	
CPU3 DLMU3	SSH.BISTCTRL	SM[HW]:ADDRESS	-	SM[HW]:CPU.DLMU:ADDRESS	
CPU3 DLMU3	SSH.MTU_SSH_IF	SM[HW]:CONTROL	-	SM[HW]:CPU.DLMU:CONTROL	
CPU3 DLMU3	SSH.RED	SM[HW]:REG_MONITOR	-	SM[HW]:CPU.DLMU:REG_MONITOR	
CPU3 DLMU3	SSH	-	SM[HW]:SM_CONTROL		SM[HW]:CPU.DLMU:SM_CONTROL
CPU3 DLMU3	SSH	-	SM[HW]:REG_MONITOR		SM[HW]:CPU.DLMU:REG_MONITOR
CPU3 DLMU3	SSH	SM[HW]:ERROR_CORRECTION	-	SM[HW]:CPU.DLMU:ERROR_CORRECTION	
CPU3 DLMU3	SSH	-	ESM[SW]:REG_MONITOR_TEST		ESM[SW]:CPU.DLMU:REG_MONITOR_TEST

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PTAG	SM[HW]::ERROR_DETECTIO N[FMC=SBE]	SM[HW]::ERROR_DETECTIO N[FMC=SBE]	SM[HW]:CPU.PTAG:ERROR_ DETECTION	SM[HW]:CPU.PTAG:ERROR_ DETECTION
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PTAG	SM[HW]::ERROR_DETECTIO N[FMC=DBE]	SM[HW]::ERROR_DETECTIO N[FMC=DBE]	SM[HW]:CPU.PTAG:ERROR_ DETECTION	SM[HW]:CPU.PTAG:ERROR_ DETECTION
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PTAG	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.PTAG:ADDRES S	SM[HW]:CPU.PTAG:ADDRES S
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PTAG	SM[HW]::ERROR_DETECTIO N[FMC=MBE@N=10]	SM[HW]::ERROR_DETECTIO N[FMC=MBE@N=10]	SM[HW]:CPU.PTAG:ERROR_ DETECTION	SM[HW]:CPU.PTAG:ERROR_ DETECTION
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PTAG	SM[HW]::ERROR_DETECTIO N[FMC=ALLO]	SM[HW]::ERROR_DETECTIO N[FMC=ALLO]	SM[HW]:CPU.PTAG:ERROR_ DETECTION	SM[HW]:CPU.PTAG:ERROR_ DETECTION
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PTAG	SM[HW]::ERROR_DETECTIO N[FMC=ALL1]	SM[HW]::ERROR_DETECTIO N[FMC=ALL1]	SM[HW]:CPU.PTAG:ERROR_ DETECTION	SM[HW]:CPU.PTAG:ERROR_ DETECTION
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PTAG	SM[HW]::ERROR_CORRECTI ON[FMC=SBE]	SM[HW]::ERROR_CORRECTI ON[FMC=SBE]	SM[HW]:CPU.PTAG:ERROR_ DETECTION	SM[HW]:CPU.PTAG:ERROR_ DETECTION
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PTAG	SM[HW]::ADDRESS	-	SM[HW]:CPU.PTAG:ADDRES S	
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PTAG SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.PTAG:ADDRES S
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PSPR	SM[HW]::ERROR_CORRECTI ON[FMC=SBE]	SM[HW]::ERROR_CORRECTI ON[FMC=SBE]	SM[HW]:CPU.PSPR:ERROR_ CORRECTION	SM[HW]:CPU.PSPR:ERROR_ CORRECTION
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PSPR	SM[HW]::ERROR_CORRECTI ON[FMC=DBE]	SM[HW]::ERROR_CORRECTI ON[FMC=DBE]	SM[HW]:CPU.PCACHE:ERRO R_CORRECTION	SM[HW]:CPU.PCACHE:ERRO R_CORRECTION
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PSPR	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.PSPR:ERROR_ CORRECTION	SM[HW]:CPU.PSPR:ERROR_ CORRECTION
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PSPR	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.PCACHE:ERRO R_CORRECTION	SM[HW]:CPU.PCACHE:ERRO R_CORRECTION
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PSPR	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.PSPR:ADDRES S	SM[HW]:CPU.PSPR:ADDRES S
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PSPR	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.PCACHE:ADD RESS	SM[HW]:CPU.PCACHE:ADD RESS
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PSPR	SM[HW]::ERROR_CORRECTI ON[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTI ON[FMC=MBE@N=10]	SM[HW]:CPU.PSPR:ERROR_ CORRECTION	SM[HW]:CPU.PSPR:ERROR_ CORRECTION
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PSPR	SM[HW]::ERROR_CORRECTI ON[FMC=ALLO]	SM[HW]::ERROR_CORRECTI ON[FMC=ALLO]	SM[HW]:CPU.PCACHE:ERRO R_CORRECTION	SM[HW]:CPU.PCACHE:ERRO R_CORRECTION
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PSPR	SM[HW]::ERROR_CORRECTI ON[FMC=ALL1]	SM[HW]::ERROR_CORRECTI ON[FMC=ALL1]	SM[HW]:CPU.PSPR:ERROR_ CORRECTION	SM[HW]:CPU.PSPR:ERROR_ CORRECTION
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PSPR	SM[HW]::ERROR_CORRECTI ON[FMC=ALL1]	SM[HW]::ERROR_CORRECTI ON[FMC=ALL1]	SM[HW]:CPU.PCACHE:ERRO R_CORRECTION	SM[HW]:CPU.PCACHE:ERRO R_CORRECTION
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PSPR	SM[HW]::ADDRESS	-	SM[HW]:CPU.PSPR:ADDRES S	
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PSPR	SM[HW]::ADDRESS	-	SM[HW]:CPU.PCACHE:ADD RESS	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
CPU4 Prog Memory and Cache - no Lockstep	CPU4 PSPR SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS
CPU4 Prog Memory and Cache - no Lockstep	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU4 Prog Memory and Cache - no Lockstep	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.PSPR:REG_MONITOR SM[HW]:CPU.PCACHE:REG_MONITOR SM[HW]:CPU.PTAG:REG_MONITOR	
CPU4 Prog Memory and Cache - no Lockstep	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS SM[HW]:CPU.PTAG:ADDRESS	
CPU4 Prog Memory and Cache - no Lockstep	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:CPU.PSPR:CONTROL SM[HW]:CPU.PCACHE:CONTROL SM[HW]:CPU.PTAG:CONTROL	
CPU4 Prog Memory and Cache - no Lockstep	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.PSPR:REG_MONITOR SM[HW]:CPU.PCACHE:REG_MONITOR SM[HW]:CPU.PTAG:REG_MONITOR	
CPU4 Prog Memory and Cache - no Lockstep	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:CPU.PSPR:SM_CONTROL SM[HW]:CPU.PCACHE:SM_CONTROL SM[HW]:CPU.PTAG:SM_CONTROL
CPU4 Prog Memory and Cache - no Lockstep	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:CPU.PSPR:REG_MONITOR SM[HW]:CPU.PCACHE:REG_MONITOR SM[HW]:CPU.PTAG:REG_MONITOR
CPU4 Prog Memory and Cache - no Lockstep	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU4 Prog Memory and Cache - no Lockstep	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:CPU.PSPR:REG_MONITOR_TEST ESM[SW]:CPU.PCACHE:REG_MONITOR_TEST ESM[SW]:CPU.PTAG:REG_MONITOR_TEST
CPU4 Prog Memory and Cache - no Lockstep	SSH.BISTCTRL	SM[HW]::ERROR_DETECTION	-	SM[HW]:CPU.PSPR:ERROR_DETECTION SM[HW]:CPU.PCACHE:ERROR_DETECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
CPU4 Prog Memory and Cache - no Lockstep	SSH	SM[HW]::ERROR_DETECTION	-	SM[HW]:CPU.PSPR:ERROR_DETECTION	
				SM[HW]:CPU.PCACHE:ERROR_DETECTION	
				SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU4 Data Memory and Cache - no Lockstep	CPU4 DSPR	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.DSPR:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION
				SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU4 Data Memory and Cache - no Lockstep	CPU4 DSPR	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.DSPR:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION
				SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU4 Data Memory and Cache - no Lockstep	CPU4 DSPR	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.DSPR:ADDRESS	SM[HW]:CPU.DSPR:ADDRESS
				SM[HW]:CPU.DCACHE:ADDRESS	SM[HW]:CPU.DCACHE:ADDRESS
CPU4 Data Memory and Cache - no Lockstep	CPU4 DSPR	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.DSPR:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION
				SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU4 Data Memory and Cache - no Lockstep	CPU4 DSPR	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:CPU.DSPR:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION
				SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU4 Data Memory and Cache - no Lockstep	CPU4 DSPR	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.DSPR:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION
				SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU4 Data Memory and Cache - no Lockstep	CPU4 DSPR	SM[HW]::ADDRESS	-	SM[HW]:CPU.DSPR:ADDRESS	
				SM[HW]:CPU.DCACHE:ADDRESS	
CPU4 Data Memory and Cache - no Lockstep	CPU4 DSPR SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.DSPR:ADDRESS
					SM[HW]:CPU.DCACHE:ADDRESS
CPU4 Data Memory and Cache - no Lockstep	CPU4 DTAG	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU4 Data Memory and Cache - no Lockstep	CPU4 DTAG	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU4 Data Memory and Cache - no Lockstep	CPU4 DTAG	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.DTAG:ADDRESS	SM[HW]:CPU.DTAG:ADDRESS
CPU4 Data Memory and Cache - no Lockstep	CPU4 DTAG	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU4 Data Memory and Cache - no Lockstep	CPU4 DTAG	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU4 Data Memory and Cache - no Lockstep	CPU4 DTAG	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
CPU4 Data Memory and Cache - no Lockstep	CPU4 DTAG	SM[HW]::ADDRESS	-	SM[HW]:CPU.DTAG:ADDRESS	
CPU4 Data Memory and Cache - no Lockstep	CPU4 DTAG SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.DTAG:ADDRESS
CPU4 Data Memory and Cache - no Lockstep	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.DSPR:ERROR_CORRECTION	
				SM[HW]:CPU.DCACHE:ERROR_CORRECTION	
				SM[HW]:CPU.DTAG:ERROR_CORRECTION	
CPU4 Data Memory and Cache - no Lockstep	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.DSPR:REG_MONITOR	
				SM[HW]:CPU.DCACHE:REG_MONITOR	
				SM[HW]:CPU.DTAG:REG_MONITOR	
CPU4 Data Memory and Cache - no Lockstep	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:CPU.DSPR:ADDRESS	
				SM[HW]:CPU.DCACHE:ADDRESS	
				SM[HW]:CPU.DTAG:ADDRESS	
CPU4 Data Memory and Cache - no Lockstep	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:CPU.DSPR:CONTROL	
				SM[HW]:CPU.DCACHE:CONTROL	
				SM[HW]:CPU.DTAG:CONTROL	
CPU4 Data Memory and Cache - no Lockstep	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.DSPR:REG_MONITOR	
				SM[HW]:CPU.DCACHE:REG_MONITOR	
				SM[HW]:CPU.DTAG:REG_MONITOR	
CPU4 Data Memory and Cache - no Lockstep	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:CPU.DSPR:SM_CONTROL
					SM[HW]:CPU.DCACHE:SM_CONTROL
					SM[HW]:CPU.DTAG:SM_CONTROL
CPU4 Data Memory and Cache - no Lockstep	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:CPU.DSPR:REG_MONITOR
					SM[HW]:CPU.DCACHE:REG_MONITOR
					SM[HW]:CPU.DTAG:REG_MONITOR
CPU4 Data Memory and Cache - no Lockstep	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.DSPR:ERROR_CORRECTION	
				SM[HW]:CPU.DCACHE:ERROR_CORRECTION	
				SM[HW]:CPU.DTAG:ERROR_CORRECTION	
CPU4 Data Memory and Cache - no Lockstep	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:CPU.DSPR:REG_MONITOR_TEST
					ESM[SW]:CPU.DCACHE:REG_MONITOR_TEST
					ESM[SW]:CPU.DTAG:REG_MONITOR_TEST
CPU4 DLMU4	CPU4 DLMU4	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
CPU4 DLMU4	CPU4 DLMU4	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU4 DLMU4	CPU4 DLMU4	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.DLMU:ADDRESS	SM[HW]:CPU.DLMU:ADDRESS
CPU4 DLMU4	CPU4 DLMU4	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU4 DLMU4	CPU4 DLMU4	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU4 DLMU4	CPU4 DLMU4	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU4 DLMU4	CPU4 DLMU4	SM[HW]::ADDRESS	-	SM[HW]:CPU.DLMU:ADDRESS	
CPU4 DLMU4	CPU4 DLMU4 SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.DLMU:ADDRESS
CPU4 DLMU4	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.DLMU:ERROR_CORRECTION	
CPU4 DLMU4	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.DLMU:REG_MONITOR	
CPU4 DLMU4	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:CPU.DLMU:ADDRESS	
CPU4 DLMU4	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:CPU.DLMU:CONTROL	
CPU4 DLMU4	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.DLMU:REG_MONITOR	
CPU4 DLMU4	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:CPU.DLMU:SM_CONTROL
CPU4 DLMU4	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:CPU.DLMU:REG_MONITOR
CPU4 DLMU4	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.DLMU:ERROR_CORRECTION	
CPU4 DLMU4	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:CPU.DLMU:REG_MONITOR_TEST
CPU5 Prog Memory and Cache - no Lockstep	CPU5 PTAG	SM[HW]::ERROR_DETECTION[FMC=SBE]	SM[HW]::ERROR_DETECTION[FMC=SBE]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU5 Prog Memory and Cache - no Lockstep	CPU5 PTAG	SM[HW]::ERROR_DETECTION[FMC=DBE]	SM[HW]::ERROR_DETECTION[FMC=DBE]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU5 Prog Memory and Cache - no Lockstep	CPU5 PTAG	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.PTAG:ADDRESS	SM[HW]:CPU.PTAG:ADDRESS
CPU5 Prog Memory and Cache - no Lockstep	CPU5 PTAG	SM[HW]::ERROR_DETECTION[FMC=MBE@N=10]	SM[HW]::ERROR_DETECTION[FMC=MBE@N=10]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU5 Prog Memory and Cache - no Lockstep	CPU5 PTAG	SM[HW]::ERROR_DETECTION[FMC=ALL0]	SM[HW]::ERROR_DETECTION[FMC=ALL0]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU5 Prog Memory and Cache - no Lockstep	CPU5 PTAG	SM[HW]::ERROR_DETECTION[FMC=ALL1]	SM[HW]::ERROR_DETECTION[FMC=ALL1]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU5 Prog Memory and Cache - no Lockstep	CPU5 PTAG	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.PTAG:ERROR_DETECTION	SM[HW]:CPU.PTAG:ERROR_DETECTION
CPU5 Prog Memory and Cache - no Lockstep	CPU5 PTAG	SM[HW]::ADDRESS	-	SM[HW]:CPU.PTAG:ADDRESS	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
CPU5 Prog Memory and Cache - no Lockstep	CPU5 PTAG SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.PTAG:ADDRESS
CPU5 Prog Memory and Cache - no Lockstep	CPU5 PSPR	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU5 Prog Memory and Cache - no Lockstep	CPU5 PSPR	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU5 Prog Memory and Cache - no Lockstep	CPU5 PSPR	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS	SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS
CPU5 Prog Memory and Cache - no Lockstep	CPU5 PSPR	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU5 Prog Memory and Cache - no Lockstep	CPU5 PSPR	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU5 Prog Memory and Cache - no Lockstep	CPU5 PSPR	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION
CPU5 Prog Memory and Cache - no Lockstep	CPU5 PSPR	SM[HW]::ADDRESS	-	SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS	
CPU5 Prog Memory and Cache - no Lockstep	CPU5 PSPR SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS
CPU5 Prog Memory and Cache - no Lockstep	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU5 Prog Memory and Cache - no Lockstep	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.PSPR:REG_MONITOR SM[HW]:CPU.PCACHE:REG_MONITOR SM[HW]:CPU.PTAG:REG_MONITOR	
CPU5 Prog Memory and Cache - no Lockstep	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:CPU.PSPR:ADDRESS SM[HW]:CPU.PCACHE:ADDRESS SM[HW]:CPU.PTAG:ADDRESS	
CPU5 Prog Memory and Cache - no Lockstep	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:CPU.PSPR:CONTROL SM[HW]:CPU.PCACHE:CONTROL SM[HW]:CPU.PTAG:CONTROL	
CPU5 Prog Memory and Cache - no Lockstep	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:CPU.PSPR:REG_MONITOR SM[HW]:CPU.PCACHE:REG_MONITOR	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
				SM[HW]:CPU.PTAG:REG_MONITOR	
CPU5 Prog Memory and Cache - no Lockstep	SSH	-	SM[HW]:SM_CONTROL		SM[HW]:CPU.PSPR:SM_CONTROL SM[HW]:CPU.PCACHE:SM_CONTROL SM[HW]:CPU.PTAG:SM_CONTROL
CPU5 Prog Memory and Cache - no Lockstep	SSH	-	SM[HW]:REG_MONITOR		SM[HW]:CPU.PSPR:REG_MONITOR SM[HW]:CPU.PCACHE:REG_MONITOR SM[HW]:CPU.PTAG:REG_MONITOR
CPU5 Prog Memory and Cache - no Lockstep	SSH	SM[HW]:ERROR_CORRECTION	-	SM[HW]:CPU.PSPR:ERROR_CORRECTION SM[HW]:CPU.PCACHE:ERROR_CORRECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU5 Prog Memory and Cache - no Lockstep	SSH	-	ESM[SW]:REG_MONITOR_TEST		ESM[SW]:CPU.PSPR:REG_MONITOR_TEST ESM[SW]:CPU.PCACHE:REG_MONITOR_TEST ESM[SW]:CPU.PTAG:REG_MONITOR_TEST
CPU5 Prog Memory and Cache - no Lockstep	SSH.BISTCTRL	SM[HW]:ERROR_DETECTION	-	SM[HW]:CPU.PSPR:ERROR_DETECTION SM[HW]:CPU.PCACHE:ERROR_DETECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU5 Prog Memory and Cache - no Lockstep	SSH	SM[HW]:ERROR_DETECTION	-	SM[HW]:CPU.PSPR:ERROR_DETECTION SM[HW]:CPU.PCACHE:ERROR_DETECTION SM[HW]:CPU.PTAG:ERROR_DETECTION	
CPU5 Data Memory and Cache - no Lockstep	CPU5 DSPR	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU5 Data Memory and Cache - no Lockstep	CPU5 DSPR	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU5 Data Memory and Cache - no Lockstep	CPU5 DSPR	SM[HW]:ADDRESS	SM[HW]:ADDRESS	SM[HW]:CPU.DSPR:ADDRESS SM[HW]:CPU.DCACHE:ADDRESS	SM[HW]:CPU.DSPR:ADDRESS SM[HW]:CPU.DCACHE:ADDRESS
CPU5 Data Memory and Cache - no Lockstep	CPU5 DSPR	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU5 Data Memory and Cache - no Lockstep	CPU5 DSPR	SM[HW]:ERROR_CORRECTION[FMC=ALLO]	SM[HW]:ERROR_CORRECTION[FMC=ALLO]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU5 Data Memory and Cache - no Lockstep	CPU5 DSPR	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION
CPU5 Data Memory and	CPU5 DSPR	SM[HW]:ADDRESS	-	SM[HW]:CPU.DSPR:ADDRESS	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
Cache - no Lockstep				SM[HW]:CPU.DCACHE:ADDRESS	
CPU5 Data Memory and Cache - no Lockstep	CPU5 DSPR SafetyROM	-	SM[HW]:ADDRESS		SM[HW]:CPU.DSPR:ADDRESS SM[HW]:CPU.DCACHE:ADDRESS
CPU5 Data Memory and Cache - no Lockstep	CPU5 DTAG	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU5 Data Memory and Cache - no Lockstep	CPU5 DTAG	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU5 Data Memory and Cache - no Lockstep	CPU5 DTAG	SM[HW]:ADDRESS	SM[HW]:ADDRESS	SM[HW]:CPU.DTAG:ADDRESS	SM[HW]:CPU.DTAG:ADDRESS
CPU5 Data Memory and Cache - no Lockstep	CPU5 DTAG	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU5 Data Memory and Cache - no Lockstep	CPU5 DTAG	SM[HW]:ERROR_CORRECTION[FMC=ALL0]	SM[HW]:ERROR_CORRECTION[FMC=ALL0]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU5 Data Memory and Cache - no Lockstep	CPU5 DTAG	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.DTAG:ERROR_CORRECTION	SM[HW]:CPU.DTAG:ERROR_CORRECTION
CPU5 Data Memory and Cache - no Lockstep	CPU5 DTAG	SM[HW]:ADDRESS	-	SM[HW]:CPU.DTAG:ADDRESS	
CPU5 Data Memory and Cache - no Lockstep	CPU5 DTAG SafetyROM	-	SM[HW]:ADDRESS		SM[HW]:CPU.DTAG:ADDRESS
CPU5 Data Memory and Cache - no Lockstep	SSH.BISTCTRL	SM[HW]:ERROR_CORRECTION	-	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION SM[HW]:CPU.DTAG:ERROR_CORRECTION	
CPU5 Data Memory and Cache - no Lockstep	SSH.BISTCTRL	SM[HW]:REG_MONITOR	-	SM[HW]:CPU.DSPR:REG_MONITOR SM[HW]:CPU.DCACHE:REG_MONITOR SM[HW]:CPU.DTAG:REG_MONITOR	
CPU5 Data Memory and Cache - no Lockstep	SSH.BISTCTRL	SM[HW]:ADDRESS	-	SM[HW]:CPU.DSPR:ADDRESS SM[HW]:CPU.DCACHE:ADDRESS SM[HW]:CPU.DTAG:ADDRESS	
CPU5 Data Memory and Cache - no Lockstep	SSH.MTU_SSH_IF	SM[HW]:CONTROL	-	SM[HW]:CPU.DSPR:CONTROL SM[HW]:CPU.DCACHE:CONTROL SM[HW]:CPU.DTAG:CONTROL	
CPU5 Data Memory and	SSH.RED	SM[HW]:REG_MONITOR	-	SM[HW]:CPU.DSPR:REG_MONITOR	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
Cache - no Lockstep				SM[HW]:CPU.DCACHE:REG_MONITOR SM[HW]:CPU.DTAG:REG_MONITOR	
CPU5 Data Memory and Cache - no Lockstep	SSH	-	SM[HW]:SM_CONTROL		SM[HW]:CPU.DSPR:SM_CONTROL SM[HW]:CPU.DCACHE:SM_CONTROL SM[HW]:CPU.DTAG:SM_CONTROL
CPU5 Data Memory and Cache - no Lockstep	SSH	-	SM[HW]:REG_MONITOR		SM[HW]:CPU.DSPR:REG_MONITOR SM[HW]:CPU.DCACHE:REG_MONITOR SM[HW]:CPU.DTAG:REG_MONITOR
CPU5 Data Memory and Cache - no Lockstep	SSH	SM[HW]:ERROR_CORRECTION	-	SM[HW]:CPU.DSPR:ERROR_CORRECTION SM[HW]:CPU.DCACHE:ERROR_CORRECTION SM[HW]:CPU.DTAG:ERROR_CORRECTION	
CPU5 Data Memory and Cache - no Lockstep	SSH	-	ESM[SW]:REG_MONITOR_TEST		ESM[SW]:CPU.DSPR:REG_MONITOR_TEST ESM[SW]:CPU.DCACHE:REG_MONITOR_TEST ESM[SW]:CPU.DTAG:REG_MONITOR_TEST
CPU5 DLMU5	CPU5 DLMU5	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU5 DLMU5	CPU5 DLMU5	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:ERROR_CORRECTION[FMC=DBE]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU5 DLMU5	CPU5 DLMU5	SM[HW]:ADDRESS	SM[HW]:ADDRESS	SM[HW]:CPU.DLMU:ADDRESS	SM[HW]:CPU.DLMU:ADDRESS
CPU5 DLMU5	CPU5 DLMU5	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU5 DLMU5	CPU5 DLMU5	SM[HW]:ERROR_CORRECTION[FMC=ALL0]	SM[HW]:ERROR_CORRECTION[FMC=ALL0]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU5 DLMU5	CPU5 DLMU5	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:ERROR_CORRECTION[FMC=ALL1]	SM[HW]:CPU.DLMU:ERROR_CORRECTION	SM[HW]:CPU.DLMU:ERROR_CORRECTION
CPU5 DLMU5	CPU5 DLMU5	SM[HW]:ADDRESS	-	SM[HW]:CPU.DLMU:ADDRESS	
CPU5 DLMU5	CPU5 DLMU5 SafetyROM	-	SM[HW]:ADDRESS		SM[HW]:CPU.DLMU:ADDRESS
CPU5 DLMU5	SSH.BISTCTRL	SM[HW]:ERROR_CORRECTION	-	SM[HW]:CPU.DLMU:ERROR_CORRECTION	
CPU5 DLMU5	SSH.BISTCTRL	SM[HW]:REG_MONITOR	-	SM[HW]:CPU.DLMU:REG_MONITOR	
CPU5 DLMU5	SSH.BISTCTRL	SM[HW]:ADDRESS	-	SM[HW]:CPU.DLMU:ADDRESS	
CPU5 DLMU5	SSH.MTU_SSH_IF	SM[HW]:CONTROL	-	SM[HW]:CPU.DLMU:CONTROL	
CPU5 DLMU5	SSH.RED	SM[HW]:REG_MONITOR	-	SM[HW]:CPU.DLMU:REG_MONITOR	
CPU5 DLMU5	SSH	-	SM[HW]:SM_CONTROL		SM[HW]:CPU.DLMU:SM_CONTROL
CPU5 DLMU5	SSH	-	SM[HW]:REG_MONITOR		SM[HW]:CPU.DLMU:REG_MONITOR
CPU5 DLMU5	SSH	SM[HW]:ERROR_CORRECTION	-	SM[HW]:CPU.DLMU:ERROR_CORRECTION	
CPU5 DLMU5	SSH	-	ESM[SW]:REG_MONITOR_TEST		ESM[SW]:CPU.DLMU:REG_MONITOR_TEST
NVM Common	FSI RAM	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:ERROR_CORRECTION[FMC=SBE]	SM[HW]:NVM.FSIRAM:ERROR_CORRECTION	SM[HW]:NVM.FSIRAM:ERROR_CORRECTION

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
NVM Common	FSI RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:NVM.FSIRAM:ERROR_CORRECTION	SM[HW]:NVM.FSIRAM:ERROR_CORRECTION
NVM Common	FSI RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:NVM.FSIRAM:ADDRESS	SM[HW]:NVM.FSIRAM:ADDRESS
NVM Common	FSI RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:NVM.FSIRAM:ERROR_CORRECTION	SM[HW]:NVM.FSIRAM:ERROR_CORRECTION
NVM Common	FSI RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:NVM.FSIRAM:ERROR_CORRECTION	SM[HW]:NVM.FSIRAM:ERROR_CORRECTION
NVM Common	FSI RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:NVM.FSIRAM:ERROR_CORRECTION	SM[HW]:NVM.FSIRAM:ERROR_CORRECTION
NVM Common	FSI RAM	SM[HW]::ADDRESS	-	SM[HW]:NVM.FSIRAM:ADDRESS	
NVM Common	FSI RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:NVM.FSIRAM:ADDRESS
NVM Common	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:NVM.FSIRAM:ERROR_CORRECTION	
NVM Common	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:NVM.FSIRAM:REG_MONITOR	
NVM Common	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:NVM.FSIRAM:ADDRESS	
NVM Common	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:NVM.FSIRAM:CONTROL	
NVM Common	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:NVM.FSIRAM:REG_MONITOR	
NVM Common	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:NVM.FSIRAM:SM_CONTROL
NVM Common	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:NVM.FSIRAM:REG_MONITOR
NVM Common	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:NVM.FSIRAM:ERROR_CORRECTION	
LMU0	LMU0 RAM	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:LMU.RAM:ERROR_CORRECTION	SM[HW]:LMU.RAM:ERROR_CORRECTION
LMU0	LMU0 RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:LMU.RAM:ERROR_CORRECTION	SM[HW]:LMU.RAM:ERROR_CORRECTION
LMU0	LMU0 RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:LMU.RAM:ADDRESS	SM[HW]:LMU.RAM:ADDRESS
LMU0	LMU0 RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:LMU.RAM:ERROR_CORRECTION	SM[HW]:LMU.RAM:ERROR_CORRECTION
LMU0	LMU0 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:LMU.RAM:ERROR_CORRECTION	SM[HW]:LMU.RAM:ERROR_CORRECTION
LMU0	LMU0 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:LMU.RAM:ERROR_CORRECTION	SM[HW]:LMU.RAM:ERROR_CORRECTION
LMU0	LMU0 RAM	SM[HW]::ADDRESS	-	SM[HW]:LMU.RAM:ADDRESS	
LMU0	LMU0 RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:LMU.RAM:ADDRESS
LMU0	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:LMU.RAM:ERROR_CORRECTION	
LMU0	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:LMU.RAM:REG_MONITOR	
LMU0	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:LMU.RAM:ADDRESS	
LMU0	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:LMU.RAM:CONTROL	
LMU0	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:LMU.RAM:REG_MONITOR	
LMU0	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:LMU.RAM:SM_CONTROL
LMU0	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:LMU.RAM:REG_MONITOR
LMU0	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:LMU.RAM:ERROR_CORRECTION	
LMU0	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:LMU.RAM:REG_MONITOR_TEST

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
LMU1	LMU1 RAM	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:LMU.RAM:ERROR_CORRECTION	SM[HW]:LMU.RAM:ERROR_CORRECTION
LMU1	LMU1 RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:LMU.RAM:ERROR_CORRECTION	SM[HW]:LMU.RAM:ERROR_CORRECTION
LMU1	LMU1 RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:LMU.RAM:ADDRESS	SM[HW]:LMU.RAM:ADDRESS
LMU1	LMU1 RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:LMU.RAM:ERROR_CORRECTION	SM[HW]:LMU.RAM:ERROR_CORRECTION
LMU1	LMU1 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:LMU.RAM:ERROR_CORRECTION	SM[HW]:LMU.RAM:ERROR_CORRECTION
LMU1	LMU1 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:LMU.RAM:ERROR_CORRECTION	SM[HW]:LMU.RAM:ERROR_CORRECTION
LMU1	LMU1 RAM	SM[HW]::ADDRESS	-	SM[HW]:LMU.RAM:ADDRESS	
LMU1	LMU1 RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:LMU.RAM:ADDRESS
LMU1	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:LMU.RAM:ERROR_CORRECTION	
LMU1	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:LMU.RAM:REG_MONITOR	
LMU1	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:LMU.RAM:ADDRESS	
LMU1	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:LMU.RAM:CONTROL	
LMU1	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:LMU.RAM:REG_MONITOR	
LMU1	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:LMU.RAM:SM_CONTROL
LMU1	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:LMU.RAM:REG_MONITOR
LMU1	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:LMU.RAM:ERROR_CORRECTION	
LMU1	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:LMU.RAM:REG_MONITOR_TEST
LMU2	LMU2 RAM	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:LMU.RAM:ERROR_CORRECTION	SM[HW]:LMU.RAM:ERROR_CORRECTION
LMU2	LMU2 RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:LMU.RAM:ERROR_CORRECTION	SM[HW]:LMU.RAM:ERROR_CORRECTION
LMU2	LMU2 RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:LMU.RAM:ADDRESS	SM[HW]:LMU.RAM:ADDRESS
LMU2	LMU2 RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:LMU.RAM:ERROR_CORRECTION	SM[HW]:LMU.RAM:ERROR_CORRECTION
LMU2	LMU2 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:LMU.RAM:ERROR_CORRECTION	SM[HW]:LMU.RAM:ERROR_CORRECTION
LMU2	LMU2 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:LMU.RAM:ERROR_CORRECTION	SM[HW]:LMU.RAM:ERROR_CORRECTION
LMU2	LMU2 RAM	SM[HW]::ADDRESS	-	SM[HW]:LMU.RAM:ADDRESS	
LMU2	LMU2 RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:LMU.RAM:ADDRESS
LMU2	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:LMU.RAM:ERROR_CORRECTION	
LMU2	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:LMU.RAM:REG_MONITOR	
LMU2	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:LMU.RAM:ADDRESS	
LMU2	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:LMU.RAM:CONTROL	
LMU2	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:LMU.RAM:REG_MONITOR	
LMU2	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:LMU.RAM:SM_CONTROL
LMU2	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:LMU.RAM:REG_MONITOR

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
LMU2	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:LMU.RAM:ERROR_CORRECTION	
LMU2	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:LMU.RAM:REG_MONITOR_TEST
AMU0	AMU0 RAM	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION
AMU0	AMU0 RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION
AMU0	AMU0 RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:AMU.LMU_DAM:ADDRESS	SM[HW]:AMU.LMU_DAM:ADDRESS
AMU0	AMU0 RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION
AMU0	AMU0 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION
AMU0	AMU0 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION
AMU0	AMU0 RAM	SM[HW]::ADDRESS	-	SM[HW]:AMU.LMU_DAM:ADDRESS	
AMU0	AMU0 RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:AMU.LMU_DAM:ADDRESS
AMU0	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION	
AMU0	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:AMU.LMU_DAM:REG_MONITOR	
AMU0	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:AMU.LMU_DAM:ADDRESS	
AMU0	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:AMU.LMU_DAM:CONTROL	
AMU0	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:AMU.LMU_DAM:REG_MONITOR	
AMU0	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:AMU.LMU_DAM:SM_CONTROL
AMU0	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:AMU.LMU_DAM:REG_MONITOR
AMU0	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION	
AMU0	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:AMU.LMU_DAM:REG_MONITOR_TEST
AMU1	AMU1 RAM	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION
AMU1	AMU1 RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION
AMU1	AMU1 RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:AMU.LMU_DAM:ADDRESS	SM[HW]:AMU.LMU_DAM:ADDRESS
AMU1	AMU1 RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION
AMU1	AMU1 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION
AMU1	AMU1 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION
AMU1	AMU1 RAM	SM[HW]::ADDRESS	-	SM[HW]:AMU.LMU_DAM:ADDRESS	
AMU1	AMU1 RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:AMU.LMU_DAM:ADDRESS
AMU1	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION	
AMU1	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:AMU.LMU_DAM:REG_MONITOR	
AMU1	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:AMU.LMU_DAM:ADDRESS	
AMU1	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:AMU.LMU_DAM:CONTROL	
AMU1	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:AMU.LMU_DAM:REG_MONITOR	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
AMU1	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:AMU.LMU_DAM:SM_CONTROL
AMU1	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:AMU.LMU_DAM:REG_MONITOR
AMU1	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:AMU.LMU_DAM:ERROR_CORRECTION	
AMU1	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:AMU.LMU_DAM:REG_MONITOR_TEST
DMA	DMA RAM	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:DMA.RAM:ERROR_CORRECTION	SM[HW]:DMA.RAM:ERROR_CORRECTION
DMA	DMA RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:DMA.RAM:ERROR_CORRECTION	SM[HW]:DMA.RAM:ERROR_CORRECTION
DMA	DMA RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:DMA.RAM:ADDRESS	SM[HW]:DMA.RAM:ADDRESS
DMA	DMA RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:DMA.RAM:ERROR_CORRECTION	SM[HW]:DMA.RAM:ERROR_CORRECTION
DMA	DMA RAM	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:DMA.RAM:ERROR_CORRECTION	SM[HW]:DMA.RAM:ERROR_CORRECTION
DMA	DMA RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:DMA.RAM:ERROR_CORRECTION	SM[HW]:DMA.RAM:ERROR_CORRECTION
DMA	DMA RAM	SM[HW]::ADDRESS	-	SM[HW]:DMA.RAM:ADDRESS	
DMA	DMA RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:DMA.RAM:ADDRESS
DMA	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:DMA.RAM:ERROR_CORRECTION	
DMA	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:DMA.RAM:REG_MONITOR	
DMA	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:DMA.RAM:ADDRESS	
DMA	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:DMA.RAM:CONTROL	
DMA	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:DMA.RAM:SM_CONTROL
DMA	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:DMA.RAM:REG_MONITOR
DMA	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:DMA.RAM:ERROR_CORRECTION	
DMA	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:DMA.RAM:REG_MONITOR_TEST
IR Top	SFF_BPI	SM[HW]::FPI_WRITE_MONITOR	SM[HW]::FPI_WRITE_MONITOR	SM[HW]:IR:FPI_WRITE_MONITOR	SM[HW]:IR:FPI_WRITE_MONITOR
SCU	SFF_BPI	SM[HW]::FPI_WRITE_MONITOR	SM[HW]::FPI_WRITE_MONITOR	SM[HW]:SCU:FPI_WRITE_MONITOR	SM[HW]:SCU:FPI_WRITE_MONITOR
SMU	SFF_BPI	SM[HW]::FPI_WRITE_MONITOR	SM[HW]::FPI_WRITE_MONITOR	SM[HW]:SMU:FPI_WRITE_MONITOR	SM[HW]:SMU:FPI_WRITE_MONITOR
IOM	SFF_BPI	SM[HW]::FPI_WRITE_MONITOR	SM[HW]::FPI_WRITE_MONITOR	SM[HW]:GTM:FPI_WRITE_MONITOR	SM[HW]:GTM:FPI_WRITE_MONITOR
MTU	SFF_BPI	SM[HW]::FPI_WRITE_MONITOR	SM[HW]::FPI_WRITE_MONITOR	SM[HW]:VMT:FPI_WRITE_MONITOR	SM[HW]:VMT:FPI_WRITE_MONITOR
Test and debug logic	TCU.JTAG_PIN_CTRL	ESM[SW]::SAFE_COMMUNICATION_OR_ESM[SW]::CHANNEL_REDUNDANCY	ESM[SW]::SAFE_COMMUNICATION_OR_ESM[SW]::CHANNEL_REDUNDANCY	ESM[SW]:ERAY:SAFE_COMMUNICATION	ESM[SW]:ERAY:SAFE_COMMUNICATION
				ESM[SW]:GETH:SAFE_COMMUNICATION	ESM[SW]:GETH:SAFE_COMMUNICATION
				ESM[SW]:HSSL:SAFE_COMMUNICATION	ESM[SW]:HSSL:SAFE_COMMUNICATION
				ESM[SW]:MCMCAN:SAFE_COMMUNICATION	ESM[SW]:MCMCAN:SAFE_COMMUNICATION
				ESM[SW]:QSPI:SAFE_COMMUNICATION	ESM[SW]:QSPI:SAFE_COMMUNICATION
				ESM[SW]:PSI5:CHANNEL_REDUNDANCY	ESM[SW]:PSI5:CHANNEL_REDUNDANCY
				ESM[SW]:SENT:CHANNEL_REDUNDANCY	ESM[SW]:SENT:CHANNEL_REDUNDANCY

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
MCMCAN 0	MCAN 0 RAM	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION
MCMCAN 0	MCAN 0 RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION
MCMCAN 0	MCAN 0 RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:MCMCAN.RAM:ADDRESS	SM[HW]:MCMCAN.RAM:ADDRESS
MCMCAN 0	MCAN 0 RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION
MCMCAN 0	MCAN 0 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION
MCMCAN 0	MCAN 0 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION
MCMCAN 0	MCAN 0 RAM	SM[HW]::ADDRESS	-	SM[HW]:MCMCAN.RAM:ADDRESS	
MCMCAN 0	MCAN 0 RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]::ADDRESS
MCMCAN 0	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	
MCMCAN 0	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:MCMCAN.RAM:REG_MONITOR	
MCMCAN 0	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:MCMCAN.RAM:ADDRESS	
MCMCAN 0	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:MCMCAN.RAM:CONTROL	
MCMCAN 0	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:MCMCAN.RAM:REG_MONITOR	
MCMCAN 0	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:MCMCAN.RAM:SM_CONTROL
MCMCAN 0	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:MCMCAN.RAM:REG_MONITOR
MCMCAN 0	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	
MCMCAN 0	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:MCMCAN.RAM:REG_MONITOR_TEST
MCMCAN 1	MCAN 1 RAM	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION
MCMCAN 1	MCAN 1 RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION
MCMCAN 1	MCAN 1 RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:MCMCAN.RAM:ADDRESS	SM[HW]:MCMCAN.RAM:ADDRESS
MCMCAN 1	MCAN 1 RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION
MCMCAN 1	MCAN 1 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION
MCMCAN 1	MCAN 1 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION
MCMCAN 1	MCAN 1 RAM	SM[HW]::ADDRESS	-	SM[HW]:MCMCAN.RAM:ADDRESS	
MCMCAN 1	MCAN 1 RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]::ADDRESS
MCMCAN 1	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	
MCMCAN 1	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:MCMCAN.RAM:REG_MONITOR	
MCMCAN 1	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:MCMCAN.RAM:ADDRESS	
MCMCAN 1	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:MCMCAN.RAM:CONTROL	
MCMCAN 1	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:MCMCAN.RAM:REG_MONITOR	
MCMCAN 1	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:MCMCAN.RAM:SM_CONTROL
MCMCAN 1	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:MCMCAN.RAM:REG_MONITOR

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
MCMCAN 1	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	
MCMCAN 1	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:MCMCAN.RAM:REG_MONITOR_TEST
MCMCAN 2	MCAN 2 RAM	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION
MCMCAN 2	MCAN 2 RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION
MCMCAN 2	MCAN 2 RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:MCMCAN.RAM:ADDRESS	SM[HW]:MCMCAN.RAM:ADDRESS
MCMCAN 2	MCAN 2 RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION
MCMCAN 2	MCAN 2 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION
MCMCAN 2	MCAN 2 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION
MCMCAN 2	MCAN 2 RAM	SM[HW]::ADDRESS	-	SM[HW]:MCMCAN.RAM:ADDRESS	
MCMCAN 2	MCAN 2 RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]::ADDRESS
MCMCAN 2	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	
MCMCAN 2	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:MCMCAN.RAM:REG_MONITOR	
MCMCAN 2	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:MCMCAN.RAM:ADDRESS	
MCMCAN 2	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:MCMCAN.RAM:CONTROL	
MCMCAN 2	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:MCMCAN.RAM:REG_MONITOR	
MCMCAN 2	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:MCMCAN.RAM:SM_CONTROL
MCMCAN 2	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:MCMCAN.RAM:REG_MONITOR
MCMCAN 2	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:MCMCAN.RAM:ERROR_CORRECTION	
MCMCAN 2	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:MCMCAN.RAM:REG_MONITOR_TEST
PSI5	PSI5 RAM	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:PSI5.RAM:ERROR_CORRECTION	SM[HW]:PSI5.RAM:ERROR_CORRECTION
PSI5	PSI5 RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:PSI5.RAM:ERROR_CORRECTION	SM[HW]:PSI5.RAM:ERROR_CORRECTION
PSI5	PSI5 RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:PSI5.RAM:ADDRESS	SM[HW]:PSI5.RAM:ADDRESS
PSI5	PSI5 RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:PSI5.RAM:ERROR_CORRECTION	SM[HW]:PSI5.RAM:ERROR_CORRECTION
PSI5	PSI5 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:PSI5.RAM:ERROR_CORRECTION	SM[HW]:PSI5.RAM:ERROR_CORRECTION
PSI5	PSI5 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:PSI5.RAM:ERROR_CORRECTION	SM[HW]:PSI5.RAM:ERROR_CORRECTION
PSI5	PSI5 RAM	SM[HW]::ADDRESS	-	SM[HW]:PSI5.RAM:ADDRESS	
PSI5	PSI5 RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:PSI5.RAM:ADDRESS
PSI5	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:PSI5.RAM:ERROR_CORRECTION	
PSI5	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:PSI5.RAM:REG_MONITOR	
PSI5	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:PSI5.RAM:ADDRESS	
PSI5	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:PSI5.RAM:CONTROL	
PSI5	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:PSI5.RAM:SM_CONTROL

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
PSI5	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:PSI5.RAM:REG_M ONITOR
PSI5	SSH	-	ESM[SW]::REG_MONITOR_ TEST		ESM[SW]:PSI5.RAM:REG_M ONITOR_TEST
PSI5	SSH	SM[HW]::ERROR_CORRECTI ON	-	SM[HW]:PSI5.RAM:ERROR_ CORRECTION	
GETH	GIGETH_RX RAM	SM[HW]::ERROR_CORRECTI ON[FMC=SBE]	SM[HW]::ERROR_CORRECTI ON[FMC=SBE]	SM[HW]:GETH.RAM:ERROR_ CORRECTION	SM[HW]:GETH.RAM:ERROR_ CORRECTION
GETH	GIGETH_RX RAM	SM[HW]::ERROR_CORRECTI ON[FMC=DBE]	SM[HW]::ERROR_CORRECTI ON[FMC=DBE]	SM[HW]:GETH.RAM:ERROR_ CORRECTION	SM[HW]:GETH.RAM:ERROR_ CORRECTION
GETH	GIGETH_RX RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:GETH.RAM:ADDRE SS	SM[HW]:GETH.RAM:ADDRE SS
GETH	GIGETH_RX RAM	SM[HW]::ERROR_CORRECTI ON[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTI ON[FMC=MBE@N=10]	SM[HW]:GETH.RAM:ERROR_ CORRECTION	SM[HW]:GETH.RAM:ERROR_ CORRECTION
GETH	GIGETH_RX RAM	SM[HW]::ERROR_CORRECTI ON[FMC=ALLO]	SM[HW]::ERROR_CORRECTI ON[FMC=ALLO]	SM[HW]:GETH.RAM:ERROR_ CORRECTION	SM[HW]:GETH.RAM:ERROR_ CORRECTION
GETH	GIGETH_RX RAM	SM[HW]::ERROR_CORRECTI ON[FMC=ALL1]	SM[HW]::ERROR_CORRECTI ON[FMC=ALL1]	SM[HW]:GETH.RAM:ERROR_ CORRECTION	SM[HW]:GETH.RAM:ERROR_ CORRECTION
GETH	GIGETH_RX RAM	SM[HW]::ADDRESS	-	SM[HW]:GETH.RAM:ADDRE SS	
GETH	GIGETH_RX RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]::ADDRESS
GETH	GIGETH_TX RAM	SM[HW]::ERROR_CORRECTI ON[FMC=SBE]	SM[HW]::ERROR_CORRECTI ON[FMC=SBE]	SM[HW]:GETH.RAM:ERROR_ CORRECTION	SM[HW]:GETH.RAM:ERROR_ CORRECTION
GETH	GIGETH_TX RAM	SM[HW]::ERROR_CORRECTI ON[FMC=DBE]	SM[HW]::ERROR_CORRECTI ON[FMC=DBE]	SM[HW]:GETH.RAM:ERROR_ CORRECTION	SM[HW]:GETH.RAM:ERROR_ CORRECTION
GETH	GIGETH_TX RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:GETH.RAM:ADDRE SS	SM[HW]:GETH.RAM:ADDRE SS
GETH	GIGETH_TX RAM	SM[HW]::ERROR_CORRECTI ON[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTI ON[FMC=MBE@N=10]	SM[HW]:GETH.RAM:ERROR_ CORRECTION	SM[HW]:GETH.RAM:ERROR_ CORRECTION
GETH	GIGETH_TX RAM	SM[HW]::ERROR_CORRECTI ON[FMC=ALLO]	SM[HW]::ERROR_CORRECTI ON[FMC=ALLO]	SM[HW]:GETH.RAM:ERROR_ CORRECTION	SM[HW]:GETH.RAM:ERROR_ CORRECTION
GETH	GIGETH_TX RAM	SM[HW]::ERROR_CORRECTI ON[FMC=ALL1]	SM[HW]::ERROR_CORRECTI ON[FMC=ALL1]	SM[HW]:GETH.RAM:ERROR_ CORRECTION	SM[HW]:GETH.RAM:ERROR_ CORRECTION
GETH	GIGETH_TX RAM	SM[HW]::ADDRESS	-	SM[HW]:GETH.RAM:ADDRE SS	
GETH	GIGETH_TX RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]::ADDRESS
GETH	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTI ON	-	SM[HW]:GETH.RAM:ERROR_ CORRECTION	
GETH	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:GETH.RAM:REG_M ONITOR	
GETH	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:GETH.RAM:ADDRE SS	
GETH	SSH.MTU_SSH _IF	SM[HW]::CONTROL	-	SM[HW]:GETH.RAM:CONTR OL	
GETH	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:GETH.RAM:REG_M ONITOR	
GETH	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:GETH.RAM:SM_CO NTROL
GETH	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:GETH.RAM:REG_M ONITOR
GETH	SSH	SM[HW]::ERROR_CORRECTI ON	-	SM[HW]:GETH.RAM:ERROR_ CORRECTION	
GETH	SSH	-	ESM[SW]::REG_MONITOR_ TEST		ESM[SW]:GETH.RAM:REG_ MONITOR_TEST
ERAY 0	ERAY_OBF_0 RAM	SM[HW]::ERROR_CORRECTI ON[FMC=SBE]	SM[HW]::ERROR_CORRECTI ON[FMC=SBE]	SM[HW]:ERAY.RAM:ERROR_ CORRECTION	SM[HW]:ERAY.RAM:ERROR_ CORRECTION
ERAY 0	ERAY_OBF_0 RAM	SM[HW]::ERROR_CORRECTI ON[FMC=DBE]	SM[HW]::ERROR_CORRECTI ON[FMC=DBE]	SM[HW]:ERAY.RAM:ERROR_ CORRECTION	SM[HW]:ERAY.RAM:ERROR_ CORRECTION
ERAY 0	ERAY_OBF_0 RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:ERAY.RAM:ADDRE SS	SM[HW]:ERAY.RAM:ADDRE SS

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
ERAY 0	ERAY_OBF_0 RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 0	ERAY_OBF_0 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 0	ERAY_OBF_0 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 0	ERAY_OBF_0 RAM	SM[HW]::ADDRESS	-	SM[HW]:ERAY.RAM:ADDRESS	
ERAY 0	ERAY_OBF_0 RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:ERAY.RAM:ADDRESS
ERAY 0	ERAY_TBF_IBF_0 RAM	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 0	ERAY_TBF_IBF_0 RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 0	ERAY_TBF_IBF_0 RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:ERAY.RAM:ADDRESS	SM[HW]:ERAY.RAM:ADDRESS
ERAY 0	ERAY_TBF_IBF_0 RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 0	ERAY_TBF_IBF_0 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 0	ERAY_TBF_IBF_0 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 0	ERAY_TBF_IBF_0 RAM	SM[HW]::ADDRESS	-	SM[HW]:ERAY.RAM:ADDRESS	
ERAY 0	ERAY_TBF_IBF_0 RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:ERAY.RAM:ADDRESS
ERAY 0	ERAY_MBF_0 RAM	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 0	ERAY_MBF_0 RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 0	ERAY_MBF_0 RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:ERAY.RAM:ADDRESS	SM[HW]:ERAY.RAM:ADDRESS
ERAY 0	ERAY_MBF_0 RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 0	ERAY_MBF_0 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 0	ERAY_MBF_0 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 0	ERAY_MBF_0 RAM	SM[HW]::ADDRESS	-	SM[HW]:ERAY.RAM:ADDRESS	
ERAY 0	ERAY_MBF_0 RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:ERAY.RAM:ADDRESS
ERAY 0	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:ERAY.RAM:ERROR_CORRECTION	
ERAY 0	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:ERAY.RAM:REG_MONITOR	
ERAY 0	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:ERAY.RAM:ADDRESS	
ERAY 0	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:ERAY.RAM:CONTROL	
ERAY 0	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:ERAY.RAM:REG_MONITOR	
ERAY 0	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:ERAY.RAM:SM_CONTROL
ERAY 0	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:ERAY.RAM:REG_MONITOR
ERAY 0	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:ERAY.RAM:ERROR_CORRECTION	
ERAY 0	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:ERAY.RAM:REG_MONITOR_TEST

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
ERAY 1	ERAY_OBF_1 RAM	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 1	ERAY_OBF_1 RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 1	ERAY_OBF_1 RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:ERAY.RAM:ADDRESS	SM[HW]:ERAY.RAM:ADDRESS
ERAY 1	ERAY_OBF_1 RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 1	ERAY_OBF_1 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 1	ERAY_OBF_1 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 1	ERAY_OBF_1 RAM	SM[HW]::ADDRESS	-	SM[HW]:ERAY.RAM:ADDRESS	
ERAY 1	ERAY_OBF_1 RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:ERAY.RAM:ADDRESS
ERAY 1	ERAY_TBF_IBF_1 RAM	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 1	ERAY_TBF_IBF_1 RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 1	ERAY_TBF_IBF_1 RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:ERAY.RAM:ADDRESS	SM[HW]:ERAY.RAM:ADDRESS
ERAY 1	ERAY_TBF_IBF_1 RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 1	ERAY_TBF_IBF_1 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 1	ERAY_TBF_IBF_1 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 1	ERAY_TBF_IBF_1 RAM	SM[HW]::ADDRESS	-	SM[HW]:ERAY.RAM:ADDRESS	
ERAY 1	ERAY_TBF_IBF_1 RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:ERAY.RAM:ADDRESS
ERAY 1	ERAY_MBF_1 RAM	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 1	ERAY_MBF_1 RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 1	ERAY_MBF_1 RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:ERAY.RAM:ADDRESS	SM[HW]:ERAY.RAM:ADDRESS
ERAY 1	ERAY_MBF_1 RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 1	ERAY_MBF_1 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 1	ERAY_MBF_1 RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:ERAY.RAM:ERROR_CORRECTION	SM[HW]:ERAY.RAM:ERROR_CORRECTION
ERAY 1	ERAY_MBF_1 RAM	SM[HW]::ADDRESS	-	SM[HW]:ERAY.RAM:ADDRESS	
ERAY 1	ERAY_MBF_1 RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:ERAY.RAM:ADDRESS
ERAY 1	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:ERAY.RAM:ERROR_CORRECTION	
ERAY 1	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:ERAY.RAM:REG_MONITOR	
ERAY 1	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:ERAY.RAM:ADDRESS	
ERAY 1	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:ERAY.RAM:CONTROL	
ERAY 1	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:ERAY.RAM:REG_MONITOR	
ERAY 1	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:ERAY.RAM:SM_CONTROL

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
ERAY 1	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:ERAY.RAM:REG_MONITOR
ERAY 1	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:ERAY.RAM:ERROR_CORRECTION	
ERAY 1	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:ERAY.RAM:REG_MONITOR_TEST
GTM PSM	GTM_FIFO RAM	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM PSM	GTM_FIFO RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM PSM	GTM_FIFO RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:GTM.RAM:ADDRESS	SM[HW]:GTM.RAM:ADDRESS
GTM PSM	GTM_FIFO RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM PSM	GTM_FIFO RAM	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM PSM	GTM_FIFO RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM PSM	GTM_FIFO RAM	SM[HW]::ADDRESS	-	SM[HW]:GTM.RAM:ADDRESS	
GTM PSM	GTM_FIFO RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:GTM.RAM:ADDRESS
GTM PSM	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:GTM.RAM:ERROR_CORRECTION	
GTM PSM	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:GTM.RAM:REG_MONITOR	
GTM PSM	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:GTM.RAM:ADDRESS	
GTM PSM	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:GTM.RAM:CONTROL	
GTM PSM	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:GTM.RAM:REG_MONITOR	
GTM PSM	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:GTM.RAM:SM_CONTROL
GTM PSM	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:GTM.RAM:REG_MONITOR
GTM PSM	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:GTM.RAM:ERROR_CORRECTION	
GTM PSM	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:GTM.RAM:REG_MONITOR_TEST
GTM MCS	GTM_MCSSL0 W RAM0	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSSL0 W RAM0	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSSL0 W RAM0	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:GTM.RAM:ADDRESS	SM[HW]:GTM.RAM:ADDRESS
GTM MCS	GTM_MCSSL0 W RAM0	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSSL0 W RAM0	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSSL0 W RAM0	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSSL0 W RAM0	SM[HW]::ADDRESS	-	SM[HW]:GTM.RAM:ADDRESS	
GTM MCS	GTM_MCSSL0 W RAM0 SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:GTM.RAM:ADDRESS
GTM MCS	GTM_MCSFAST RAM0	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSFAST RAM0	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSFAST RAM0	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:GTM.RAM:ADDRESS	SM[HW]:GTM.RAM:ADDRESS

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
GTM MCS	GTM_MCSFAS T RAM0	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSFAS T RAM0	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSFAS T RAM0	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSFAS T RAM0	SM[HW]::ADDRESS	-	SM[HW]:GTM.RAM:ADDRESS	
GTM MCS	GTM_MCSFAS T RAM0 SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:GTM.RAM:ADDRESS
GTM MCS	GTM_MCSSL0 W RAM1	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSSL0 W RAM1	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSSL0 W RAM1	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:GTM.RAM:ADDRESS	SM[HW]:GTM.RAM:ADDRESS
GTM MCS	GTM_MCSSL0 W RAM1	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSSL0 W RAM1	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSSL0 W RAM1	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSSL0 W RAM1	SM[HW]::ADDRESS	-	SM[HW]:GTM.RAM:ADDRESS	
GTM MCS	GTM_MCSSL0 W RAM1 SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:GTM.RAM:ADDRESS
GTM MCS	GTM_MCSFAS T RAM1	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSFAS T RAM1	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSFAS T RAM1	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:GTM.RAM:ADDRESS	SM[HW]:GTM.RAM:ADDRESS
GTM MCS	GTM_MCSFAS T RAM1	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSFAS T RAM1	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSFAS T RAM1	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM MCS	GTM_MCSFAS T RAM1	SM[HW]::ADDRESS	-	SM[HW]:GTM.RAM:ADDRESS	
GTM MCS	GTM_MCSFAS T RAM1 SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:GTM.RAM:ADDRESS
GTM MCS	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:GTM.RAM:ERROR_CORRECTION	
GTM MCS	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:GTM.RAM:REG_MONITOR	
GTM MCS	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:GTM.RAM:ADDRESS	
GTM MCS	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:GTM.RAM:CONTROL	
GTM MCS	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:GTM.RAM:REG_MONITOR	
GTM MCS	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:GTM.RAM:SM_CONTROL
GTM MCS	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:GTM.RAM:REG_MONITOR
GTM MCS	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:GTM.RAM:ERROR_CORRECTION	
GTM MCS	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:GTM.RAM:REG_MONITOR_TEST

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
GTM DPLL	GTM_DPLL RAM1a	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM DPLL	GTM_DPLL RAM1a	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM DPLL	GTM_DPLL RAM1a	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:GTM.RAM:ADDRESS	SM[HW]:GTM.RAM:ADDRESS
GTM DPLL	GTM_DPLL RAM1a	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM DPLL	GTM_DPLL RAM1a	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM DPLL	GTM_DPLL RAM1a	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM DPLL	GTM_DPLL RAM1a	SM[HW]::ADDRESS	-	SM[HW]:GTM.RAM:ADDRESS	
GTM DPLL	GTM_DPLL RAM1a SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:GTM.RAM:ADDRESS
GTM DPLL	GTM_DPLL RAM1bc	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM DPLL	GTM_DPLL RAM1bc	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM DPLL	GTM_DPLL RAM1bc	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:GTM.RAM:ADDRESS	SM[HW]:GTM.RAM:ADDRESS
GTM DPLL	GTM_DPLL RAM1bc	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM DPLL	GTM_DPLL RAM1bc	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM DPLL	GTM_DPLL RAM1bc	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM DPLL	GTM_DPLL RAM1bc	SM[HW]::ADDRESS	-	SM[HW]:GTM.RAM:ADDRESS	
GTM DPLL	GTM_DPLL RAM1bc SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:GTM.RAM:ADDRESS
GTM DPLL	GTM_DPLL RAM2	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM DPLL	GTM_DPLL RAM2	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM DPLL	GTM_DPLL RAM2	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:GTM.RAM:ADDRESS	SM[HW]:GTM.RAM:ADDRESS
GTM DPLL	GTM_DPLL RAM2	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM DPLL	GTM_DPLL RAM2	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM DPLL	GTM_DPLL RAM2	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:GTM.RAM:ERROR_CORRECTION	SM[HW]:GTM.RAM:ERROR_CORRECTION
GTM DPLL	GTM_DPLL RAM2	SM[HW]::ADDRESS	-	SM[HW]:GTM.RAM:ADDRESS	
GTM DPLL	GTM_DPLL RAM2 SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:GTM.RAM:ADDRESS
GTM DPLL	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:GTM.RAM:ERROR_CORRECTION	
GTM DPLL	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:GTM.RAM:REG_MONITOR	
GTM DPLL	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:GTM.RAM:ADDRESS	
GTM DPLL	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:GTM.RAM:CONTROL	
GTM DPLL	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:GTM.RAM:SM_CONTROL
GTM DPLL	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:GTM.RAM:SM_CONTROL

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
GTM DPLL	SSH	-	ESM[SW]::REG_MONITOR_TEST		SM[HW]:GTM.RAM:REG_MONITOR_TEST
GTM DPLL	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:GTM.RAM:ERROR_CORRECTION	
GTM DPLL	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:GTM.RAM:REG_MONITOR	
EMEM	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:EMEM.RAM:ERROR_CORRECTION	
EMEM	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:EMEM.RAM:REG_MONITOR	
EMEM	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:EMEM.RAM:ADDRESS	
EMEM	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:EMEM.RAM:CONTROL	
EMEM	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:EMEM.RAM:REG_MONITOR	
EMEM	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:EMEM.RAM:SM_CONTROL
EMEM	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:EMEM.RAM:REG_MONITOR
EMEM	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:ERAY.RAM:ERROR_CORRECTION	
EMEM	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:EMEM.RAM:REG_MONITOR_TEST
EMEM	SFF_BPI	SM[HW]::FPI_WRITE_MONITOR	SM[HW]::FPI_WRITE_MONITOR	SM[HW]:EMEM:FPI_WRITE_MONITOR	SM[HW]:EMEM:FPI_WRITE_MONITOR
EMEM RAM	EMEM RAM	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:EMEM.RAM:ERROR_CORRECTION	SM[HW]:EMEM.RAM:ERROR_CORRECTION
EMEM RAM	EMEM RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:EMEM.RAM:ERROR_CORRECTION	SM[HW]:EMEM.RAM:ERROR_CORRECTION
EMEM RAM	EMEM RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE]	SM[HW]::ERROR_CORRECTION[FMC=MBE]	SM[HW]:EMEM.RAM:ERROR_CORRECTION	SM[HW]:EMEM.RAM:ERROR_CORRECTION
EMEM RAM	EMEM RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_DETECTION[FMC=MBE@N=10]	SM[HW]:EMEM.RAM:ERROR_CORRECTION	SM[HW]:EMEM.RAM:ERROR_DETECTION
EMEM RAM	EMEM RAM	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:EMEM.RAM:ERROR_CORRECTION	SM[HW]:EMEM.RAM:ERROR_CORRECTION
EMEM RAM	EMEM RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:EMEM.RAM:ERROR_CORRECTION	SM[HW]:EMEM.RAM:ERROR_CORRECTION
EMEM RAM	EMEM RAM	SM[HW]::ERROR_CORRECTION[FMC=ADDRESS]	SM[HW]::ERROR_CORRECTION[FMC=ADDRESS]	SM[HW]:EMEM.RAM:ERROR_CORRECTION	SM[HW]:EMEM.RAM:ERROR_CORRECTION
EMEM RAM	EMEM RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE]	-	SM[HW]:EMEM.RAM:ERROR_CORRECTION	
EMEM XTM RAM	EMEM XTM RAM	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:EMEM.RAM:ERROR_CORRECTION	SM[HW]:EMEM.RAM:ERROR_CORRECTION
EMEM XTM RAM	EMEM XTM RAM	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:EMEM.RAM:ERROR_CORRECTION	SM[HW]:EMEM.RAM:ERROR_CORRECTION
EMEM XTM RAM	EMEM XTM RAM	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:EMEM.RAM:ADDRESS	SM[HW]:EMEM.RAM:ADDRESS
EMEM XTM RAM	EMEM XTM RAM	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:EMEM.RAM:ERROR_CORRECTION	SM[HW]:EMEM.RAM:ERROR_CORRECTION
EMEM XTM RAM	EMEM XTM RAM	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:EMEM.RAM:ERROR_CORRECTION	SM[HW]:EMEM.RAM:ERROR_CORRECTION
EMEM XTM RAM	EMEM XTM RAM	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:EMEM.RAM:ERROR_CORRECTION	SM[HW]:EMEM.RAM:ERROR_CORRECTION
EMEM XTM RAM	EMEM XTM RAM	SM[HW]::ADDRESS	-	SM[HW]:EMEM.RAM:ADDRESS	
EMEM XTM RAM	EMEM XTM RAM SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:EMEM.RAM:ADDRESS
EMEM XTM RAM	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:EMEM.RAM:ERROR_CORRECTION	
EMEM XTM RAM	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:EMEM.RAM:REG_MONITOR	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
EMEM XTM RAM	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:EMEM.RAM:ADDRESS	
EMEM XTM RAM	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:EMEM.RAM:CONTROL	
EMEM XTM RAM	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:EMEM.RAM:REG_MONITOR	
EMEM XTM RAM	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:EMEM.RAM:SM_CONTROL
EMEM XTM RAM	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:EMEM.RAM:REG_MONITOR
EMEM XTM RAM	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:EMEM.RAM:ERROR_CORRECTION	
EMEM XTM RAM	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:EMEM.RAM:REG_MONITOR_TEST
SPU 0	SPU0 BUFFER	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:SPU.BUFFER:ERROR_CORRECTION	SM[HW]:SPU.BUFFER:ERROR_CORRECTION
SPU 0	SPU0 BUFFER	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:SPU.BUFFER:ERROR_CORRECTION	SM[HW]:SPU.BUFFER:ERROR_CORRECTION
SPU 0	SPU0 BUFFER	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:SPU.BUFFER:ADDRESS	SM[HW]:SPU.BUFFER:ADDRESS
SPU 0	SPU0 BUFFER	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:SPU.BUFFER:ERROR_CORRECTION	SM[HW]:SPU.BUFFER:ERROR_CORRECTION
SPU 0	SPU0 BUFFER	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:SPU.BUFFER:ERROR_CORRECTION	SM[HW]:SPU.BUFFER:ERROR_CORRECTION
SPU 0	SPU0 BUFFER	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:SPU.BUFFER:ERROR_CORRECTION	SM[HW]:SPU.BUFFER:ERROR_CORRECTION
SPU 0	SPU0 BUFFER	SM[HW]::ADDRESS	-	SM[HW]:SPU.BUFFER:ADDRESS	
SPU 0	SPU0 BUFFER SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:SPU.BUFFER:ADDRESS
SPU 0	SPU0 CONFIG	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:SPU.CONFIG:ERROR_CORRECTION	SM[HW]:SPU.CONFIG:ERROR_CORRECTION
SPU 0	SPU0 CONFIG	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:SPU.CONFIG:ERROR_CORRECTION	SM[HW]:SPU.CONFIG:ERROR_CORRECTION
SPU 0	SPU0 CONFIG	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:SPU.CONFIG:ADDRESS	SM[HW]:SPU.CONFIG:ADDRESS
SPU 0	SPU0 CONFIG	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:SPU.CONFIG:ERROR_CORRECTION	SM[HW]:SPU.CONFIG:ERROR_CORRECTION
SPU 0	SPU0 CONFIG	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:SPU.CONFIG:ERROR_CORRECTION	SM[HW]:SPU.CONFIG:ERROR_CORRECTION
SPU 0	SPU0 CONFIG	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:SPU.CONFIG:ERROR_CORRECTION	SM[HW]:SPU.CONFIG:ERROR_CORRECTION
SPU 0	SPU0 CONFIG	SM[HW]::ADDRESS	-	SM[HW]:SPU.CONFIG:ADDRESS	
SPU 0	SPU0 CONFIG SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:SPU.CONFIG:ADDRESS
SPU 0	SPU0 FFT0	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT0	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT0	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:SPU.FFT:ADDRESS	SM[HW]:SPU.FFT:ADDRESS
SPU 0	SPU0 FFT0	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT0	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]::ERROR_CORRECTION[FMC=ALLO]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT0	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT0	SM[HW]::ADDRESS	-	SM[HW]:SPU.FFT:ADDRESS	
SPU 0	SPU0 FFT0 SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:SPU.FFT:ADDRESS
SPU 0	SPU0 FFT1	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
SPU 0	SPU0 FFT1	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT1	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:SPU.FFT:ADDRESS	SM[HW]:SPU.FFT:ADDRESS
SPU 0	SPU0 FFT1	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT1	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT1	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT1	SM[HW]::ADDRESS	-	SM[HW]:SPU.FFT:ADDRESS	
SPU 0	SPU0 FFT1 SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:SPU.FFT:ADDRESS
SPU 0	SPU0 FFT2	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT2	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT2	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:SPU.FFT:ADDRESS	SM[HW]:SPU.FFT:ADDRESS
SPU 0	SPU0 FFT2	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT2	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT2	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT2	SM[HW]::ADDRESS	-	SM[HW]:SPU.FFT:ADDRESS	
SPU 0	SPU0 FFT2 SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:SPU.FFT:ADDRESS
SPU 0	SPU0 FFT3	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT3	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT3	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:SPU.FFT:ADDRESS	SM[HW]:SPU.FFT:ADDRESS
SPU 0	SPU0 FFT3	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT3	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT3	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 0	SPU0 FFT3	SM[HW]::ADDRESS	-	SM[HW]:SPU.FFT:ADDRESS	
SPU 0	SPU0 FFT3 SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:SPU.FFT:ADDRESS
SPU 0	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:SPU.BUFFER:ERROR_CORRECTION	
				SM[HW]:SPU.CONFIG:ERROR_CORRECTION	
				SM[HW]:SPU.FFT:ERROR_CORRECTION	
SPU 0	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:SPU.BUFFER:REG_MONITOR	
				SM[HW]:SPU.CONFIG:REG_MONITOR	
				SM[HW]:SPU.FFT:REG_MONITOR	
SPU 0	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:SPU.BUFFER:ADDRESS	
				SM[HW]:SPU.CONFIG:ADDRESS	
				SM[HW]:SPU.FFT:ADDRESS	
SPU 0	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:SPU.BUFFER:CONTROL	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
SPU 0	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:SPU.CONFIG:CONTROL	
				SM[HW]:SPU.FFT:CONTROL	
				SM[HW]:SPU.BUFFER:REG_MONITOR SM[HW]:SPU.CONFIG:REG_MONITOR SM[HW]:SPU.FFT:REG_MONITOR	
SPU 0	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:SPU.BUFFER:SM_CONTROL
					SM[HW]:SPU.CONFIG:SM_CONTROL
					SM[HW]:SPU.FFT:SM_CONTROL
SPU 0	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:SPU.BUFFER:REG_MONITOR
					SM[HW]:SPU.CONFIG:REG_MONITOR
					SM[HW]:SPU.FFT:REG_MONITOR
SPU 0	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:SPU.BUFFER:ERROR_CORRECTION	
				SM[HW]:SPU.CONFIG:ERROR_CORRECTION	
				SM[HW]:SPU.FFT:ERROR_CORRECTION	
SPU 0	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:SPU.BUFFER:REG_MONITOR_TEST
					ESM[SW]:SPU.CONFIG:REG_MONITOR_TEST
					ESM[SW]:SPU.FFT:REG_MONITOR_TEST
SPU 1	SPU1 BUFFER	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:SPU.BUFFER:ERROR_CORRECTION	SM[HW]:SPU.BUFFER:ERROR_CORRECTION
SPU 1	SPU1 BUFFER	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:SPU.BUFFER:ERROR_CORRECTION	SM[HW]:SPU.BUFFER:ERROR_CORRECTION
SPU 1	SPU1 BUFFER	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:SPU.BUFFER:ADDRESS	SM[HW]:SPU.BUFFER:ADDRESS
SPU 1	SPU1 BUFFER	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:SPU.BUFFER:ERROR_CORRECTION	SM[HW]:SPU.BUFFER:ERROR_CORRECTION
SPU 1	SPU1 BUFFER	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:SPU.BUFFER:ERROR_CORRECTION	SM[HW]:SPU.BUFFER:ERROR_CORRECTION
SPU 1	SPU1 BUFFER	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:SPU.BUFFER:ERROR_CORRECTION	SM[HW]:SPU.BUFFER:ERROR_CORRECTION
SPU 1	SPU1 BUFFER	SM[HW]::ADDRESS	-	SM[HW]:SPU.BUFFER:ADDRESS	
SPU 1	SPU1 BUFFER SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:SPU.BUFFER:ADDRESS
SPU 1	SPU1 CONFIG	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:SPU.CONFIG:ERROR_CORRECTION	SM[HW]:SPU.CONFIG:ERROR_CORRECTION
SPU 1	SPU1 CONFIG	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:SPU.CONFIG:ERROR_CORRECTION	SM[HW]:SPU.CONFIG:ERROR_CORRECTION
SPU 1	SPU1 CONFIG	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:SPU.CONFIG:ADDRESS	SM[HW]:SPU.CONFIG:ADDRESS
SPU 1	SPU1 CONFIG	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:SPU.CONFIG:ERROR_CORRECTION	SM[HW]:SPU.CONFIG:ERROR_CORRECTION
SPU 1	SPU1 CONFIG	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:SPU.CONFIG:ERROR_CORRECTION	SM[HW]:SPU.CONFIG:ERROR_CORRECTION
SPU 1	SPU1 CONFIG	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:SPU.CONFIG:ERROR_CORRECTION	SM[HW]:SPU.CONFIG:ERROR_CORRECTION
SPU 1	SPU1 CONFIG	SM[HW]::ADDRESS	-	SM[HW]:SPU.CONFIG:ADDRESS	

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
SPU 1	SPU1 CONFIG SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:SPU.CONFIG:ADDRESS
SPU 1	SPU1 FFT0	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT0	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT0	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:SPU.FFT:ADDRESS	SM[HW]:SPU.FFT:ADDRESS
SPU 1	SPU1 FFT0	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT0	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT0	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT0	SM[HW]::ADDRESS	-	SM[HW]:SPU.FFT:ADDRESS	
SPU 1	SPU1 FFT0 SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:SPU.FFT:ADDRESS
SPU 1	SPU1 FFT1	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT1	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT1	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:SPU.FFT:ADDRESS	SM[HW]:SPU.FFT:ADDRESS
SPU 1	SPU1 FFT1	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT1	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT1	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT1	SM[HW]::ADDRESS	-	SM[HW]:SPU.FFT:ADDRESS	
SPU 1	SPU1 FFT1 SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:SPU.FFT:ADDRESS
SPU 1	SPU1 FFT2	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT2	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT2	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:SPU.FFT:ADDRESS	SM[HW]:SPU.FFT:ADDRESS
SPU 1	SPU1 FFT2	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT2	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT2	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT2	SM[HW]::ADDRESS	-	SM[HW]:SPU.FFT:ADDRESS	
SPU 1	SPU1 FFT2 SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:SPU.FFT:ADDRESS
SPU 1	SPU1 FFT3	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]::ERROR_CORRECTION[FMC=SBE]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT3	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]::ERROR_CORRECTION[FMC=DBE]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT3	SM[HW]::ADDRESS	SM[HW]::ADDRESS	SM[HW]:SPU.FFT:ADDRESS	SM[HW]:SPU.FFT:ADDRESS
SPU 1	SPU1 FFT3	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]::ERROR_CORRECTION[FMC=MBE@N=10]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT3	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]::ERROR_CORRECTION[FMC=ALL0]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT3	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]::ERROR_CORRECTION[FMC=ALL1]	SM[HW]:SPU.FFT:ERROR_CORRECTION	SM[HW]:SPU.FFT:ERROR_CORRECTION
SPU 1	SPU1 FFT3	SM[HW]::ADDRESS	-	SM[HW]:SPU.FFT:ADDRESS	
SPU 1	SPU1 FFT3 SafetyROM	-	SM[HW]::ADDRESS		SM[HW]:SPU.FFT:ADDRESS

Safety Mechanisms in the FMEDA

Name	Sub-Part	Safety Mechanism to Prevent Violation of Safety Goal (FMEDA)	Safety Mechanism to Prevent Faults from Being Latent (FMEDA)	Safety Mechanism to Prevent Violation of Safety Goal (Safety Manual)	Safety Mechanism to Prevent Faults from Being Latent (Safety Manual)
SPU 1	SSH.BISTCTRL	SM[HW]::ERROR_CORRECTION	-	SM[HW]:SPU.BUFFER:ERROR_CORRECTION	
				SM[HW]:SPU.CONFIG:ERROR_CORRECTION	
				SM[HW]:SPU.FFT:ERROR_CORRECTION	
SPU 1	SSH.BISTCTRL	SM[HW]::REG_MONITOR	-	SM[HW]:SPU.BUFFER:REG_MONITOR	
				SM[HW]:SPU.CONFIG:REG_MONITOR	
				SM[HW]:SPU.FFT:REG_MONITOR	
SPU 1	SSH.BISTCTRL	SM[HW]::ADDRESS	-	SM[HW]:SPU.BUFFER:ADDRESS	
				SM[HW]:SPU.CONFIG:ADDRESS	
				SM[HW]:SPU.FFT:ADDRESS	
SPU 1	SSH.MTU_SSH_IF	SM[HW]::CONTROL	-	SM[HW]:SPU.BUFFER:CONTROL	
				SM[HW]:SPU.CONFIG:CONTROL	
				SM[HW]:SPU.FFT:CONTROL	
SPU 1	SSH.RED	SM[HW]::REG_MONITOR	-	SM[HW]:SPU.BUFFER:REG_MONITOR	
				SM[HW]:SPU.CONFIG:REG_MONITOR	
				SM[HW]:SPU.FFT:REG_MONITOR	
SPU 1	SSH	-	SM[HW]::SM_CONTROL		SM[HW]:SPU.BUFFER:SM_CONTROL
					SM[HW]:SPU.CONFIG:SM_CONTROL
					SM[HW]:SPU.FFT:SM_CONTROL
SPU 1	SSH	-	SM[HW]::REG_MONITOR		SM[HW]:SPU.BUFFER:REG_MONITOR
					SM[HW]:SPU.CONFIG:REG_MONITOR
					SM[HW]:SPU.FFT:REG_MONITOR
SPU 1	SSH	SM[HW]::ERROR_CORRECTION	-	SM[HW]:SPU.BUFFER:ERROR_CORRECTION	
				SM[HW]:SPU.CONFIG:ERROR_CORRECTION	
				SM[HW]:SPU.FFT:ERROR_CORRECTION	
SPU 1	SSH	-	ESM[SW]::REG_MONITOR_TEST		ESM[SW]:SPU.BUFFER:REG_MONITOR_TEST
					ESM[SW]:SPU.CONFIG:REG_MONITOR_TEST
					ESM[SW]:SPU.FFT:REG_MONITOR_TEST

Revision history

Revision history

Document version	Date of release	Description of changes
1.0	2020-03-16	Initial version
1.1	2021-05-07	- Changed confidentiality to “restricted” - Updated reference document versions - Added Chapter 3 with Safety Mechanism Mapping Table

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-05-06

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2021 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.