

## HAMBURG UNIVERSITY OF TECHNOLOGY

#### PROBLEM-BASED LEARNING

# **Advanced System-on-Chip Design**

author @tuhh.de

Documentation

Dozent
Dipl.-Ing. Wolfgang BRANDT

### **Contents**

1	Introduction	5						
2	2 Task 1 - Introduction Set Architecture of the MIPS-Processor							
3	3 Task 2 - VHDL Introduction							
4	Task 3 - MIPS Extension	8						
5	Task 4 - Caches	9						
	5.1 Cache Simulation - Results	9						
	5.2 Design a Finite State Machine for the Cache	10						
6	Appendix	14						
	6.1 Finite State Machine - Example	14						
	6.2 Implementation	14						
	6.3 Cache Results - Snanshots	18						

## **List of Figures**

1	State diagram of the cache controller	12
2	Sketch of Mealy Automata - Cache Controller	13
3	Column Major, Direct Mapping, Cache Block Size 2	18
4	Column Major, Direct Mapping, Cache Block Size 4	19
5	Column Major, Direct Mapping, Cache Block Size 8	19
6	Column Major, Direct Mapping, Cache Block Size 16	20
7	Column Major, 2-Way Associative, Cache Block Size 2	20
8	Column Major, 2-Way Associative, Cache Block Size 4	21
9	Column Major, 2-Way Associative, Cache Block Size 8	21
10	Column Major, 2-Way Associative, Cache Block Size 16	22
11	Column Major, 4-Way Associative, Cache Block Size 2	22
12	Column Major, 4-Way Associative, Cache Block Size 4	23
13	Column Major, 4-Way Associative, Cache Block Size 8	23
14	Column Major, 4-Way Associative, Cache Block Size 16	24
15	Row Major, Direct Mapping, Cache Block Size 2	24
16	Row Major, Direct Mapping, Cache Block Size 4	25
17	Row Major, Direct Mapping, Cache Block Size 8	25
18	Row Major, Direct Mapping, Cache Block Size 16	26
19	Row Major, 2-Way Associative, Cache Block Size 2	26
20	Row Major, 2-Way Associative, Cache Block Size 4	27
21	Row Major, 2-Way Associative, Cache Block Size 8	27
22	Row Major, 2-Way Associative, Cache Block Size 16	28
23	Row Major, 4-Way Associative, Cache Block Size 2	28
24	Row Major, 4-Way Associative, Cache Block Size 4	29
25	Row Major, 4-Way Associative, Cache Block Size 8	29
26	Row Major, 4-Way Associative, Cache Block Size 16	30

## **List of Tables**

1	Cache Simulation of Column Major	9
2	Cache Simulation of Row Major	9
3	Overview - FSM States	11
4	Overview - FSM Inputs	11
5	Overview - FSM Outputs	11

## Listings

1	column-major.asm																		15
2	row-major.asm		 																17

#### 1 Introduction

#### 2 Task 1 - Introduction Set Architecture of the MIPS-Processor

#### 3 Task 2 - VHDL Introduction

#### 4 Task 3 - MIPS Extension

Table 1: Cache Simulation of Column Major

Placement (Policy)	Cache Block Size (Words)	Cache Hit Count	Cache Miss Count	Cache Hit Rate
Direct Mapping	2	0	256	0
Direct Mapping	4	0	256	0
Direct Mapping	8	0	256	0
Direct Mapping	16	0	256	0
2-Way Set Associative	2	0	256	0
2-Way Set Associative	4	0	256	0
2-Way Set Associative	8	0	512	0
2-Way Set Associative	16	0	256	0
4-Way Set Associative	2	0	256	0
4-Way Set Associative	4	0	256	0
4-Way Set Associative	8	0	256	0
4-Way Set Associative	16	0	256	0

Table 2: Cache Simulation of Row Major

Placement (Policy)	Cache Block Size (Words)	Cache Hit Count	Cache Miss Count	Cache Hit Rate
Direct Mapping	2	128	128	50
Direct Mapping	4	192	64	75
Direct Mapping	8	224	32	88
Direct Mapping	16	240	16	94
2-Way Set Associative	2	128	128	50
2-Way Set Associative	4	192	64	75
2-Way Set Associative	8	224	32	88
2-Way Set Associative	16	240	16	94
4-Way Set Associative	2	128	128	50
4-Way Set Associative	4	192	64	75
4-Way Set Associative	8	224	16	88
4-Way Set Associative	16	240	16	94

#### 5 Task 4 - Caches

#### 5.1 Cache Simulation - Results

The two assembler programs *row-major.asm* and *column-major.asm* has been used for the cache simulation. 1 contains the results regarding the file *column-major.asm* and 2 illustrates the results of *row-major.asm*.

**TODO** Interpretation

**5.2** Design a Finite State Machine for the Cache

Table 3: Overview - FSM States

Abbreviation	Name	CPU Request Mode	Description
IDLE	-	-	-
CW	COMPARE WRITE	Write Request	-
CMW	CACHE MISS WRITE	Write Request	-
WBW	WRITE BACK WRITE	Write Request	-
WCW	WRITE CACHE WRITE	Write Request	-
CR	COMPARE READ	Read Request	-
CMR	CACHE MISS READ	Read Request	-
WBR	WRITE BACK READ	Read Request	-
WCR	WRITE CACHE READ	Read Request	-

Table 4: Overview - FSM Inputs

Abbreviation	Name	Description
rdCPU	CPU Read Request	-
wrCPU	CPU Write Request	-
cacheMiss	Cache Miss	-
cacheHit	Cache Hit	-
readyMEM	Write-Back is resolved	-
isDirty	Cache Block is dirty	-

In figure 1 the state diagram of the cache controller is illustrated. The state diagram represents a Mealy automaton. The state space of the state machine is given in table 3. Besides the state machine inputs are listed in table 4 and the state machine outputs are shown in table 5. A sketch of the state diagram is printed in figure 2.

Table 5: Overview - FSM Outputs

	Table 3. Overview 1 51vi Outputs	
Abbreviation	Name	Description
stallCPU	Stall Processor	-
setDirty	Set Dirty Bit (Modified) Bit	-
wrMEM	Write To Memory	Write Replaced Block To Memory
dataCPU	Read Data Into CPU	-
rdMEM	Read Cache Block Into Cache From Memory	-
dataCPU2Cache	Write Data Into Cache	-

Reset rdCpt. Exchetting 1 data Oby cachelite cacheMiss='1'/stallCPU='1' cacheMiss='1'/stallCPU='1' readyMEM=' $^{1'/data}$ CP $^{02}$ Cache, set $^{Dirt_{\mathcal{Y}}='_{1'}}$ isDing I wanten isditor, i land Mitter 1 isDirty='0'/rdMEM='1' isDirty='0'/rdMEM='1' Teady MENTAL THUMENAL TO readyMEM='0' readyMi readyMEM='0'/readyMEM='0'/-

Figure 1: State diagram of the cache controller.





Figure 2: Sketch of Mealy Automata - Cache Controller

## 6 Appendix

### 6.1 Finite State Machine - Example



### **6.2** Implementation

```
#
     Column-major order traversal of 16 x 16 array of words.
  #
     Pete Sanderson
     31 March 2007
  #
  #
     To easily observe the column-oriented order, run the Memory Reference
  #
     Visualization tool with its default settings over this program.
  #
     You may, at the same time or separately, run the Data Cache Simulator
     over this program to observe caching performance. Compare the results
10
     with those of the row-major order traversal algorithm.
11
     The C/C++/Java-like equivalent of this MIPS program is:
14
  #
        int size = 16;
  #
        int[size][size] data;
  #
        int value = 0;
16
17
  #
        for (int col = 0; col < size; col++) {
18
  #
           for (int row = 0; row < size; row++) }
               data[row][col] = value;
19
  #
  #
               value++;
20
  #
  #
22
  #
23
24
  #
     Note: Program is hard-wired for 16 x 16 matrix. If you want to change this,
           three statements need to be changed.
25
  #
  #
            1. The array storage size declaration at "data:" needs to be changed
26
      from
  #
              256 (which is 16 * 16) to #columns * #rows.
27
28
  #
           2. The "li" to initialize $t0 needs to be changed to the new #rows.
           3. The "li" to initialize $t1 needs to be changed to the new #columns.
29
  #
30
31
           . data
32
           . word
                      0 : 256
                                    # 16x16 matrix of words
33
           . text
34
           l i
                     $t0, 16
                                    # $t0 = number of rows
35
           1 i
                     $t1, 16
                                    # t1 = number of columns
                                    \# \$s0 = row counter
36
           move
                     $s0, $zero
                     \$s1, \$zero
           move
                                    # $s1 = column counter
37
           move
                                    # $t2 = the value to be stored
                     $t2, $zero
38
     Each loop iteration will store incremented $t1 value into next element of
  #
39
      matrix.
40
     Offset is calculated at each iteration. offset = 4 * (row*#cols+col)
41
     Note: no attempt is made to optimize runtime performance!
42
           mult
                     $s0, $t1
                                    \# \$s2 = row * \#cols (two-instruction sequence)
           mflo
                     $s2
                                    # move multiply result from lo register to $s2
43
           add
                     \$s2, \$s2, \$s1 # \$s2 += col counter
44
                                    # $s2 \neq 4 (shift left 2 bits) for byte offset
45
           s 11
                     $s2, $s2, 2
                     $t2, data($s2) # store the value in matrix element
46
           \mathbf{s}\mathbf{w}
                     $t2, $t2, 1
                                   # increment value to be stored
           addi
47
  #
     Loop control: If we increment past bottom of column, reset row and increment
48
      column
  #
                    If we increment past the last column, we're finished.
49
           addi
                     $s0, $s0, 1
                                    # increment row counter
50
51
                     $s0, $t0, loop # not at bottom of column so loop back
52
           move
                     $s0, $zero
                                    # reset row counter
53
           addi
                     $s1, $s1, 1
                                    # increment column counter
54
                     $s1, $t1, loop # loop back if not at end of matrix (past the
               last column)
     We're finished traversing the matrix.
55
                     $v0, 10
                                    # system service 10 is exit
```

syscall # we are outta here.

Listing 1: column-major.asm

```
Row-major order traversal of 16 x 16 array of words.
  #
     Pete Sanderson
     31 March 2007
  #
  #
  #
     To easily observe the row-oriented order, run the Memory Reference
     Visualization tool with its default settings over this program.
  #
     You may, at the same time or separately, run the Data Cache Simulator
  #
     over this program to observe caching performance. Compare the results
     with those of the column-major order traversal algorithm.
10
11
     The C/C++/Java-like equivalent of this MIPS program is:
13
  #
        int size = 16;
14
  #
        int[size][size] data;
  #
15
        int value = 0;
  #
        for (int row = 0; col < size; row++) {
16
           for (int col = 0; col < size; col++) }
17
  #
18
  #
              data[row][col] = value;
  #
              value++;
19
  #
20
           }
  #
22
     Note: Program is hard-wired for 16 x 16 matrix. If you want to change this,
23
24
  #
           three statements need to be changed.
           1. The array storage size declaration at "data:" needs to be changed
  #
25
      from
  #
              256 (which is 16 * 16) to #columns * #rows.
26
  #
           2. The "li" to initialize $t0 needs to be changed to new #rows.
27
           3. The "li" to initialize $t1 needs to be changed to new #columns.
28
  #
29
30
           . data
                     0 : 256
                                    # storage for 16x16 matrix of words
31
  data:
           . word
32
           . text
33
           l i
                    $t0, 16
                                    # $t0 = number of rows
           l i
                    $t1, 16
                                    # $t1 = number of columns
                    $s0, $zero
                                    \# \$s0 = row counter
35
           move
           move
                                    # $s1 = column counter
36
                    $s1, $zero
           move
                    $t2, $zero
                                    # t2 = the value to be stored
37
     Each loop iteration will store incremented $t1 value into next element of
  #
38
     matrix.
     Offset is calculated at each iteration. offset = 4 * (row*#cols+col)
39
40
     Note: no attempt is made to optimize runtime performance!
41
  loop:
           mult
                    $s0, $t1
                                    \# \$s2 = row * \#cols (two-instruction sequence)
42
           mflo
                                    # move multiply result from lo register to $s2
           add
                    \$s2, \$s2, \$s1 # \$s2 += column counter
43
           s 11
                    $s2, $s2, 2
                                    # $s2 = 4 (shift left 2 bits) for byte offset
44
45
           sw
                    $t2, data($s2) # store the value in matrix element
                    $t2, $t2, 1
                                    # increment value to be stored
46
           addi
     Loop control: If we increment past last column, reset column counter and
  #
47
      increment row counter
  #
                   If we increment past last row, we're finished.
48
           addi
                    $s1, $s1, 1
                                   # increment column counter
49
           bne
                    $s1, $t1, loop # not at end of row so loop back
50
51
           move
                    $s1, $zero
                                    # reset column counter
52
           addi
                    $s0, $s0, 1
                                    # increment row counter
53
           bne
                    $s0, $t0, loop # not at end of matrix so loop back
54
  #
     We're finished traversing the matrix.
                    $v0, 10
                                    # system service 10 is exit
55
           1 i
           syscall
                                    # we are outta here.
56
```




Figure 3: Column Major, Direct Mapping, Cache Block Size 2

Listing 2: row-major.asm

#### 6.3 Cache Results - Snapshots




Figure 4: Column Major, Direct Mapping, Cache Block Size 4




Figure 5: Column Major, Direct Mapping, Cache Block Size 8




Figure 6: Column Major, Direct Mapping, Cache Block Size 16




Figure 7: Column Major, 2-Way Associative, Cache Block Size 2




Figure 8: Column Major, 2-Way Associative, Cache Block Size 4




Figure 9: Column Major, 2-Way Associative, Cache Block Size 8




Figure 10: Column Major, 2-Way Associative, Cache Block Size 16




Figure 11: Column Major, 4-Way Associative, Cache Block Size 2




Figure 12: Column Major, 4-Way Associative, Cache Block Size 4




Figure 13: Column Major, 4-Way Associative, Cache Block Size 8




Figure 14: Column Major, 4-Way Associative, Cache Block Size 16




Figure 15: Row Major, Direct Mapping, Cache Block Size 2




Figure 16: Row Major, Direct Mapping, Cache Block Size 4



Figure 17: Row Major, Direct Mapping, Cache Block Size 8




Figure 18: Row Major, Direct Mapping, Cache Block Size 16




Figure 19: Row Major, 2-Way Associative, Cache Block Size 2




Figure 20: Row Major, 2-Way Associative, Cache Block Size 4




Figure 21: Row Major, 2-Way Associative, Cache Block Size 8




Figure 22: Row Major, 2-Way Associative, Cache Block Size 16




Figure 23: Row Major, 4-Way Associative, Cache Block Size 2




Figure 24: Row Major, 4-Way Associative, Cache Block Size 4




Figure 25: Row Major, 4-Way Associative, Cache Block Size 8




Figure 26: Row Major, 4-Way Associative, Cache Block Size 16