



HAMBURG UNIVERSITY OF TECHNOLOGY

PROBLEM-BASED LEARNING

Advanced System-on-Chip Design

author
@tuhh.de

Documentation

Dozent
Dipl.-Ing. Wolfgang BRANDT

January 31, 2017

Contents

1	Introduction	5
2	Task 1 - Introduction Set Architecture of the MIPS-Processor	6
3	Task 2 - VHDL Introduction	7
4	Task 3 - MIPS Extension	8
5	Task 4 - Caches	9
5.1	Cache Simulation - Results	9
5.2	Design a Finite State Machine for the Cache	10
6	Appendix	14
6.1	Finite State Machine - Example	14
6.2	Implementation	14
6.3	Cache Results - Snapshots	18

List of Figures

1	State diagram of the cache controller.	12
2	Sketch of Mealy Automata - Cache Controller	13
3	Column Major, Direct Mapping, Cache Block Size 2	18
4	Column Major, Direct Mapping, Cache Block Size 4	19
5	Column Major, Direct Mapping, Cache Block Size 8	19
6	Column Major, Direct Mapping, Cache Block Size 16	20
7	Column Major, 2-Way Associative, Cache Block Size 2	20
8	Column Major, 2-Way Associative, Cache Block Size 4	21
9	Column Major, 2-Way Associative, Cache Block Size 8	21
10	Column Major, 2-Way Associative, Cache Block Size 16	22
11	Column Major, 4-Way Associative, Cache Block Size 2	22
12	Column Major, 4-Way Associative, Cache Block Size 4	23
13	Column Major, 4-Way Associative, Cache Block Size 8	23
14	Column Major, 4-Way Associative, Cache Block Size 16	24
15	Row Major, Direct Mapping, Cache Block Size 2	24
16	Row Major, Direct Mapping, Cache Block Size 4	25
17	Row Major, Direct Mapping, Cache Block Size 8	25
18	Row Major, Direct Mapping, Cache Block Size 16	26
19	Row Major, 2-Way Associative, Cache Block Size 2	26
20	Row Major, 2-Way Associative, Cache Block Size 4	27
21	Row Major, 2-Way Associative, Cache Block Size 8	27
22	Row Major, 2-Way Associative, Cache Block Size 16	28
23	Row Major, 4-Way Associative, Cache Block Size 2	28
24	Row Major, 4-Way Associative, Cache Block Size 4	29
25	Row Major, 4-Way Associative, Cache Block Size 8	29
26	Row Major, 4-Way Associative, Cache Block Size 16	30

List of Tables

1	Cache Simulation of Column Major	9
2	Cache Simulation of Row Major	9
3	Overview - FSM States	11
4	Overview - FSM Inputs	11
5	Overview - FSM Outputs	11

Listings

1	column-major.asm	15
2	row-major.asm	17

1 Introduction

Hello, here is some text without a meaning. This text should show what a printed text will look like at this place. If you read this text, you will get no information. Really? Is there no information? Is there a difference between this text and some nonsense like “Huardest gefburn”? Kjift – not at all! A blind text like this gives you information about the selected font, how the letters are written and an impression of the look. This text should contain all letters of the alphabet and it should be written in of the original language. There is no need for special content, but the length of words should match the language.

2 Task 1 - Introduction Set Architecture of the MIPS-Processor

Hello, here is some text without a meaning. This text should show what a printed text will look like at this place. If you read this text, you will get no information. Really? Is there no information? Is there a difference between this text and some nonsense like “Huardest gefburn”? Kjift – not at all! A blind text like this gives you information about the selected font, how the letters are written and an impression of the look. This text should contain all letters of the alphabet and it should be written in of the original language. There is no need for special content, but the length of words should match the language.

3 Task 2 - VHDL Introduction

Hello, here is some text without a meaning. This text should show what a printed text will look like at this place. If you read this text, you will get no information. Really? Is there no information? Is there a difference between this text and some nonsense like “Huardest gefburn”? Kjift – not at all! A blind text like this gives you information about the selected font, how the letters are written and an impression of the look. This text should contain all letters of the alphabet and it should be written in of the original language. There is no need for special content, but the length of words should match the language.

4 Task 3 - MIPS Extension

Hello, here is some text without a meaning. This text should show what a printed text will look like at this place. If you read this text, you will get no information. Really? Is there no information? Is there a difference between this text and some nonsense like “Huardest gefburn”? Kjift – not at all! A blind text like this gives you information about the selected font, how the letters are written and an impression of the look. This text should contain all letters of the alphabet and it should be written in of the original language. There is no need for special content, but the length of words should match the language.

Table 1: Cache Simulation of Column Major

Placement (Policy)	Cache Block Size (Words)	Cache Hit Count	Cache Miss Count	Cache Hit Rate
Direct Mapping	2	0	256	0
Direct Mapping	4	0	256	0
Direct Mapping	8	0	256	0
Direct Mapping	16	0	256	0
2-Way Set Associative	2	0	256	0
2-Way Set Associative	4	0	256	0
2-Way Set Associative	8	0	512	0
2-Way Set Associative	16	0	256	0
4-Way Set Associative	2	0	256	0
4-Way Set Associative	4	0	256	0
4-Way Set Associative	8	0	256	0
4-Way Set Associative	16	0	256	0

Table 2: Cache Simulation of Row Major

Placement (Policy)	Cache Block Size (Words)	Cache Hit Count	Cache Miss Count	Cache Hit Rate
Direct Mapping	2	128	128	50
Direct Mapping	4	192	64	75
Direct Mapping	8	224	32	88
Direct Mapping	16	240	16	94
2-Way Set Associative	2	128	128	50
2-Way Set Associative	4	192	64	75
2-Way Set Associative	8	224	32	88
2-Way Set Associative	16	240	16	94
4-Way Set Associative	2	128	128	50
4-Way Set Associative	4	192	64	75
4-Way Set Associative	8	224	16	88
4-Way Set Associative	16	240	16	94

5 Task 4 - Caches

5.1 Cache Simulation - Results

The two assembler programs *row-major.asm* and *column-major.asm* has been used for the cache simulation. 1 contains the results regarding the file *column-major.asm* and 2 illustrates the results of *row-major.asm*.

TODO Interpretation

5.2 Design a Finite State Machine for the Cache

Table 3: Overview - FSM States

Abbreviation	Name	CPU Request Mode	Description
IDLE	-	-	-
CW	COMPARE WRITE	Write Request	-
CMW	CACHE MISS WRITE	Write Request	-
WBW	WRITE BACK WRITE	Write Request	-
WCW	WRITE CACHE WRITE	Write Request	-
CR	COMPARE READ	Read Request	-
CMR	CACHE MISS READ	Read Request	-
WBR	WRITE BACK READ	Read Request	-
WCR	WRITE CACHE READ	Read Request	-

Table 4: Overview - FSM Inputs


Abbreviation	Name	Description
rdCPU	CPU Read Request	-
wrCPU	CPU Write Request	-
cacheMiss	Cache Miss	-
cacheHit	Cache Hit	-
readyMEM	Write-Back is resolved	-
isDirty	Cache Block is dirty	-

In figure 1 the state diagram of the cache controller is illustrated. The state diagram represents a Mealy automaton. The state space of the state machine is given in table 3. Besides the state machine inputs are listed in table 4 and the state machine outputs are shown in table 5. A sketch of the state diagram is printed in figure 2.

Table 5: Overview - FSM Outputs

Abbreviation	Name	Description
stallCPU	Stall Processor	-
setDirty	Set Dirty Bit (Modified) Bit	-
wrMEM	Write To Memory	Write Replaced Block To Memory
dataCPU	Read Data Into CPU	-
rdMEM	Read Cache Block Into Cache From Memory	-
dataCPU2Cache	Write Data Into Cache	-

Figure 1: State diagram of the cache controller.







Figure 2: Sketch of Mealy Automata - Cache Controller

6 Appendix

6.1 Finite State Machine - Example



6.2 Implementation


```

1 #####
2 #
3 # Column-major order traversal of 16 x 16 array of words.
4 # Pete Sanderson
5 # 31 March 2007
6 #
7 # To easily observe the column-oriented order, run the Memory Reference
8 # Visualization tool with its default settings over this program.
9 # You may, at the same time or separately, run the Data Cache Simulator
10 # over this program to observe caching performance. Compare the results
11 # with those of the row-major order traversal algorithm.
12 #
13 # The C/C++/Java-like equivalent of this MIPS program is:
14 #     int size = 16;
15 #     int[size][size] data;
16 #     int value = 0;
17 #     for (int col = 0; col < size; col++) {
18 #         for (int row = 0; row < size; row++) {
19 #             data[row][col] = value;
20 #             value++;
21 #         }
22 #     }
23 #
24 # Note: Program is hard-wired for 16 x 16 matrix. If you want to change this,
25 # three statements need to be changed.
26 #     1. The array storage size declaration at "data:" needs to be changed
27 #        from
28 #           256 (which is 16 * 16) to #columns * #rows.
29 #     2. The "li" to initialize $t0 needs to be changed to the new #rows.
30 #     3. The "li" to initialize $t1 needs to be changed to the new #columns.
31 #
32 # .data
33 data: .word      0 : 256      # 16x16 matrix of words
34       .text
35       li        $t0, 16      # $t0 = number of rows
36       li        $t1, 16      # $t1 = number of columns
37       move      $s0, $zero    # $s0 = row counter
38       move      $s1, $zero    # $s1 = column counter
39       move      $t2, $zero    # $t2 = the value to be stored
40 # Each loop iteration will store incremented $t1 value into next element of
41 # matrix.
42 # Offset is calculated at each iteration. offset = 4 * (row*#cols+col)
43 # Note: no attempt is made to optimize runtime performance!
44 loop:  mult      $s0, $t1      # $s2 = row * #cols (two-instruction sequence)
45       mflo      $s2           # move multiply result from lo register to $s2
46       add       $s2, $s2, $s1  # $s2 += col counter
47       sll       $s2, $s2, 2    # $s2 *= 4 (shift left 2 bits) for byte offset
48       sw        $t2, data($s2) # store the value in matrix element
49       addi      $t2, $t2, 1    # increment value to be stored
50 # Loop control: If we increment past bottom of column, reset row and increment
51 # column
52 #           If we increment past the last column, we're finished.
53       addi      $s0, $s0, 1    # increment row counter
54       bne       $s0, $t0, loop # not at bottom of column so loop back
55       move      $s0, $zero     # reset row counter
56       addi      $s1, $s1, 1    # increment column counter
57       bne       $s1, $t1, loop # loop back if not at end of matrix (past the
58                               # last column)
59 # We're finished traversing the matrix.
60       li        $v0, 10       # system service 10 is exit

```



```
57 | syscall                # we are outta here.
```

Listing 1: column-major.asm

```

1 #####
2 # Row-major order traversal of 16 x 16 array of words.
3 # Pete Sanderson
4 # 31 March 2007
5 #
6 # To easily observe the row-oriented order, run the Memory Reference
7 # Visualization tool with its default settings over this program.
8 # You may, at the same time or separately, run the Data Cache Simulator
9 # over this program to observe caching performance. Compare the results
10 # with those of the column-major order traversal algorithm.
11 #
12 # The C/C++/Java-like equivalent of this MIPS program is:
13 #     int size = 16;
14 #     int[size][size] data;
15 #     int value = 0;
16 #     for (int row = 0; row < size; row++) {
17 #         for (int col = 0; col < size; col++) {
18 #             data[row][col] = value;
19 #             value++;
20 #         }
21 #     }
22 #
23 # Note: Program is hard-wired for 16 x 16 matrix. If you want to change this,
24 # three statements need to be changed.
25 #     1. The array storage size declaration at "data:" needs to be changed
26 #        from
27 #            256 (which is 16 * 16) to #columns * #rows.
28 #     2. The "li" to initialize $t0 needs to be changed to new #rows.
29 #     3. The "li" to initialize $t1 needs to be changed to new #columns.
30 #
31 data:    .data
32         .word    0 : 256        # storage for 16x16 matrix of words
33         .text
34         li        $t0, 16        # $t0 = number of rows
35         li        $t1, 16        # $t1 = number of columns
36         move      $s0, $zero      # $s0 = row counter
37         move      $s1, $zero      # $s1 = column counter
38         move      $t2, $zero      # $t2 = the value to be stored
39 # Each loop iteration will store incremented $t1 value into next element of
40 # matrix.
41 # Offset is calculated at each iteration. offset = 4 * (row*#cols+col)
42 # Note: no attempt is made to optimize runtime performance!
43 loop:    mult     $s0, $t1        # $s2 = row * #cols (two-instruction sequence)
44         mflo      $s2            # move multiply result from lo register to $s2
45         add       $s2, $s2, $s1   # $s2 += column counter
46         sll       $s2, $s2, 2     # $s2 *= 4 (shift left 2 bits) for byte offset
47         sw        $t2, data($s2) # store the value in matrix element
48         addi      $t2, $t2, 1     # increment value to be stored
49 # Loop control: If we increment past last column, reset column counter and
50 # increment row counter
51 # If we increment past last row, we're finished.
52         addi      $s1, $s1, 1     # increment column counter
53         bne       $s1, $t1, loop  # not at end of row so loop back
54         move      $s1, $zero      # reset column counter
55         addi      $s0, $s0, 1     # increment row counter
56         bne       $s0, $t0, loop  # not at end of matrix so loop back
57 # We're finished traversing the matrix.
58         li        $v0, 10        # system service 10 is exit
59         syscall                    # we are outta here.

```




Figure 3: Column Major, Direct Mapping, Cache Block Size 2

 Listing 2: row-major.asm

6.3 Cache Results - Snapshots




Figure 4: Column Major, Direct Mapping, Cache Block Size 4




Figure 5: Column Major, Direct Mapping, Cache Block Size 8




Figure 6: Column Major, Direct Mapping, Cache Block Size 16




Figure 7: Column Major, 2-Way Associative, Cache Block Size 2




Figure 8: Column Major, 2-Way Associative, Cache Block Size 4




Figure 9: Column Major, 2-Way Associative, Cache Block Size 8




Figure 10: Column Major, 2-Way Associative, Cache Block Size 16




Figure 11: Column Major, 4-Way Associative, Cache Block Size 2




Figure 12: Column Major, 4-Way Associative, Cache Block Size 4




Figure 13: Column Major, 4-Way Associative, Cache Block Size 8




Figure 14: Column Major, 4-Way Associative, Cache Block Size 16




Figure 15: Row Major, Direct Mapping, Cache Block Size 2




Figure 16: Row Major, Direct Mapping, Cache Block Size 4




Figure 17: Row Major, Direct Mapping, Cache Block Size 8




Figure 18: Row Major, Direct Mapping, Cache Block Size 16




Figure 19: Row Major, 2-Way Associative, Cache Block Size 2




Figure 20: Row Major, 2-Way Associative, Cache Block Size 4




Figure 21: Row Major, 2-Way Associative, Cache Block Size 8




Figure 22: Row Major, 2-Way Associative, Cache Block Size 16




Figure 23: Row Major, 4-Way Associative, Cache Block Size 2




Figure 24: Row Major, 4-Way Associative, Cache Block Size 4




Figure 25: Row Major, 4-Way Associative, Cache Block Size 8




Figure 26: Row Major, 4-Way Associative, Cache Block Size 16