

HAMBURG UNIVERSITY OF TECHNOLOGY

PROBLEM-BASED LEARNING

Advanced System-on-Chip Design

author @tuhh.de

Report

Tutor
Dipl.-Ing. Wolfgang BRANDT

March 7, 2017

Contents

1	Intr	oduction	5
2	Task	x 1 - Introduction Set Architecture of the MIPS-Processor	6
3	Task	x 2 - VHDL Introduction	7
4	Task	x 3 - MIPS Extension	8
5	Task	x 4 - Caches	9
	5.1	Memories	9
	5.2	Cache Simulation - Results	9
	5.3	Design a Finite State Machine for the Cache	10
		5.3.1 Design a Finite State Machine for the Main Memory Controller	16
		5.3.2 Design a testbench and simulate the Cache	17
6	Sum	nmary	18
7	App	endix	19
	7.1	Implementation	19
	7.2	Cache Results - Snapshots	23

List of Figures

1	State diagram of the cache controller	12
2	State diagram of the cache controller	14
3	Sketch of Mealy Automata - Cache Controller	15
4	Sketch of Mealy Automata - Main Memory Controller	16
5	Column Major, Direct Mapping, Cache Block Size 2	23
6	Column Major, Direct Mapping, Cache Block Size 4	24
7	Column Major, Direct Mapping, Cache Block Size 8	24
8	Column Major, Direct Mapping, Cache Block Size 16	25
9	Column Major, 2-Way Associative, Cache Block Size 2	25
10	Column Major, 2-Way Associative, Cache Block Size 4	26
11	Column Major, 2-Way Associative, Cache Block Size 8	26
12	Column Major, 2-Way Associative, Cache Block Size 16	27
13	Column Major, 4-Way Associative, Cache Block Size 2	27
14	Column Major, 4-Way Associative, Cache Block Size 4	28
15	Column Major, 4-Way Associative, Cache Block Size 8	28
16	Column Major, 4-Way Associative, Cache Block Size 16	29
17	Row Major, Direct Mapping, Cache Block Size 2	29
18	Row Major, Direct Mapping, Cache Block Size 4	30
19	Row Major, Direct Mapping, Cache Block Size 8	30
20	Row Major, Direct Mapping, Cache Block Size 16	31
21	Row Major, 2-Way Associative, Cache Block Size 2	31
22	Row Major, 2-Way Associative, Cache Block Size 4	32
23	Row Major, 2-Way Associative, Cache Block Size 8	32
24	Row Major, 2-Way Associative, Cache Block Size 16	33
25	Row Major, 4-Way Associative, Cache Block Size 2	33
26	Row Major, 4-Way Associative, Cache Block Size 4	34
27	Row Major, 4-Way Associative, Cache Block Size 8	34
28	Row Major, 4-Way Associative, Cache Block Size 16	35

List of Tables

1	Cache Simulation of Column Major	9
2	Cache Simulation of Row Major	10
3	Overview - FSM States	13
4	Overview - FSM Inputs	13
5	Overview - FSM Outputs	13

Listings

1	column-major.asm	20
2	row-major.asm	22

1 Introduction

2 Task 1 - Introduction Set Architecture of the MIPS-Processor

3 Task 2 - VHDL Introduction

4 Task 3 - MIPS Extension

Table 1: Cache Simulation of Column Major

Placement (Policy)	Cache Block Size (Words)	Cache Hit Count	Cache Miss Count	Cache Hit Rate
Direct Mapping	2	0	256	0
Direct Mapping	4	0	256	0
Direct Mapping	8	0	256	0
Direct Mapping	16	0	256	0
2-Way Set Associative	2	0	256	0
2-Way Set Associative	4	0	256	0
2-Way Set Associative	8	0	512	0
2-Way Set Associative	16	0	256	0
4-Way Set Associative	2	0	256	0
4-Way Set Associative	4	0	256	0
4-Way Set Associative	8	0	256	0
4-Way Set Associative	16	0	256	0

5 Task 4 - Caches

5.1 Memories

Why are there so many different storage types? What are the advantages and disadvantages of different cache organizsation forms?

5.2 Cache Simulation - Results

The two assembler programs *row-major.asm* and *column-major.asm* has been used for the cache simulation. 1 contains the results regarding the file *column-major.asm* and 2 illustrates the results of *row-major.asm*.

TODO Interpretation

Table 2: Cache Simulation of Row Major

Placement (Policy)	Cache Block Size (Words)	Cache Hit Count	Cache Miss Count	Cache Hit Rate
Direct Mapping	2	128	128	50
Direct Mapping	4	192	64	75
Direct Mapping	8	224	32	88
Direct Mapping	16	240	16	94
2-Way Set Associative	2	128	128	50
2-Way Set Associative	4	192	64	75
2-Way Set Associative	8	224	32	88
2-Way Set Associative	16	240	16	94
4-Way Set Associative	2	128	128	50
4-Way Set Associative	4	192	64	75
4-Way Set Associative	8	224	16	88
4-Way Set Associative	16	240	16	94

5.3 Design a Finite State Machine for the Cache

In figure 2 the state diagram of the cache controller is illustrated. The state diagram represents a Mealy automaton. The state space of the state machine is given in table 3. Besides the state machine inputs are listed in table 4 and the state machine outputs are shown in table 5. A sketch of the state diagram is printed in figure 3.

Figure 1: State diagram of the cache controller.

Reset →

Table 3: Overview - FSM States

Abbreviation	Name	CPU Request Mode	Description
IDLE	-	-	-
CW	COMPARE WRITE	Write Request	-
CMW	CACHE MISS WRITE	Write Request	-
WBW	WRITE BACK WRITE	Write Request	-
WCW	WRITE CACHE WRITE	Write Request	-
CR	COMPARE READ	Read Request	-
CMR	CACHE MISS READ	Read Request	-
WBR	WRITE BACK READ	Read Request	-
WCR	WRITE CACHE READ	Read Request	-

Table 4: Overview - FSM Inputs

Abbreviation	Name	Description
rdCPU	CPU Read Request	-
wrCPU	CPU Write Request	-
cacheMiss	Cache Miss	-
cacheHit	Cache Hit	-
readyMEM	Write-Back is resolved	-
isDirty	Cache Block is dirty	-

Table 5: Overview - FSM Outputs

Abbreviation	Name	Description
stallCPU	Stall Processor	-
setDirty	Set Dirty Bit (Modified) Bit	-
wrMEM	Write To Memory	Write Replaced Block To Memory
dataCPU	Read Data Into CPU	-
rdMEM	Read Cache Block Into Cache From Memory	-
dataCPU2Cache	Write Data Into Cache	-

Reset TdCPU. Recticities 17. deleache readyMEM='1'/data $CPU2C_{ache}$, setDirty='1' cacheMiss='1'/stallCPU='1' cacheMiss='1'/stallCPU='1' readyMEM='1'/dataCPU is Diron I farage A isDirty='0'/rdMEM='1' isDirty='0'/rdMEM='1' ready MENT. TOMENT. teady Mishing in leasting in WBW readyMEM='0'/readyMEM='0'/readyMEM='0'/- 14

Figure 2: State diagram of the cache controller.




Figure 3: Sketch of Mealy Automata - Cache Controller




Figure 4: Sketch of Mealy Automata - Main Memory Controller

5.3.1 Design a Finite State Machine for the Main Memory Controller

The main memory controller has the purpose to either write a given cache block/line to the main memory or to read multiple words from the main memory and return these words as a cache block/line. This main memory controller will be connected with the cache controller. Thus, the main memory controller will send a read cache block/line from the main memory to the cache controller. Also the main memory will get a cache block/line from the cache controller, which should be written into the main memory. Consider that a single data word has a certain wide of bits and a whole cache block/line contains several data words. Furthermore, the main memory could be implemented as a BlockRAM (BRAM). At first, the main memory controller is implemented as a finite state machine of type Mealy. The sketch of the finite state machine is given in figure 4.

5.3.2 Design a testbench and simulate the Cache

After implementation of the Cache with *Write Back Policy* and *Write Allocate Policy* we write a testbench and simulate a system with the following properties:

- Main memory using a BlockRAM with ready signal.
- Direct Mapped Cache with 256 blocks/lines. Each block/line has 4 words. The cache use the write back scheme. Also, byte access is possible.

The testbench should verify the behavior of the cache. Therefore, we look at different test cases. In the following, these test cases are described.

Reset Cache I If the cache is reset, then the miss counter and the hit counter are reset to zero.

Reset Cache II If the cache is reset, then all cache blocks/lines are invalid.

- Read Cache, Line is Not Dirty In dem zu lesenden Cacheblock befinden sich bereits gültige Daten. Die Daten sind nicht geändert gegenüber dem Hauptspeicher. Es wird nun erneut gelesen, wobei die Tags unterschiedlich sind. Daher wird aus dem Hauptspeicher in den Cache gelesen. Entsprechend wird das Stall-Signal auf 1 gesetzt und der Miss-Zähler erhöht.
- **Read Cache Different Offset** Im ersten Lesebefehl wird aus einem Offset-Block aus einem Cacheblock gelesen. Beim nächsten Lesebefehl wird aus dem gleichen Cacheblock aus einem anderen Offset-Block gelesen. Entsprechend wird das Stall-Signal auf 1 gesetzt und der Miss-Zähler erhöht.
- **Read Cache Line is Dirty** In dem zu lesenden Cacheblock befinden sich bereits gültige Daten. Die Daten sind geändert gegenüber dem Hauptspeicher. Es wird nun erneut gelesen, wobei die Tags unterschiedlich sind. Daher werden die Daten aus dem Cache zuvor in den Hauptspeicher zurückgeschrieben.
- **Write Cache Invalid Cacheblocks** Zu Beginn sind alle Cacheblöcke invalid. Deshalb wird, wenn ein Cacheblock gelesen wird, aus dem Hauptspeicher gelesen. Entsprechend wird das Stall-Signal auf 1 gesetzt und der Miss-Counter erhöht.
- Write Cache Line is Dirty In dem zu schreibenden Cacheblock befinden sich bereits gültige Daten. Die Daten sind gegenüber dem Hauptspeicher geändert. Es wird nun erneut geschrieben, wobei die Tags unterschiedlich sind. Daher werden die Daten aus dem Cache zuvor in den Hauptspeicher zurückgeschrieben.
- Write Cache Line Is Not Dirty In dem zu schreibenden Cacheblock befinden sich bereits gültige Daten. Die Daten sind gegenüber dem Hauptspeicher nicht geändert. Es wird nun erneut in den Cacheblock geschrieben, wobei die Tags unterschiedlich sind. Daher werden die neuen Daten direkt in den Cache geschrieben.

6 Summary

7 Appendix

7.1 Implementation

```
#
     Column-major order traversal of 16 x 16 array of words.
     Pete Sanderson
  #
  #
     31 March 2007
  #
     To easily observe the column-oriented order, run the Memory Reference
  #
     Visualization tool with its default settings over this program.
  #
     You may, at the same time or separately, run the Data Cache Simulator
     over this program to observe caching performance. Compare the results
     with those of the row-major order traversal algorithm.
12 #
     The C/C++/Java-like equivalent of this MIPS program is:
13
14
  #
        int size = 16;
        int[size][size] data;
15
  #
        int value = 0;
  #
16
17
  #
        for (int col = 0; col < size; col++) {
           for (int row = 0; row < size; row++) }
18
              data[row][col] = value;
19
              value++;
20
21
  #
22
  #
23
     Note: Program is hard-wired for 16 x 16 matrix. If you want to change
  #
24
  #
           three statements need to be changed.
25
           1. The array storage size declaration at "data:" needs to be changed
  #
26
              256 (which is 16 * 16) to #columns * #rows.
27
  #
           2. The "li" to initialize $t0 needs to be changed to the new #rows.
28
  #
           3. The "li" to initialize $t1 needs to be changed to the new #
  #
29
      columns.
  #
30
           . data
31
                                   # 16x16 matrix of words
                     0 : 256
  data:
           . word
32
           . text
                    $t0, 16
                                   # t0 = number of rows
           1i
34
           1 i
                    $t1, 16
                                   # t1 = number of columns
35
36
           move
                    $s0, $zero
                                   # $s0 = row counter
37
           move
                    $s1, $zero
                                   # $s1 = column counter
                    $t2, $zero
38
           move
                                   # t2 = the value to be stored
    Each loop iteration will store incremented $t1 value into next element of
39
     Offset is calculated at each iteration. offset = 4 * (row *# cols + col)
40
    Note: no attempt is made to optimize runtime performance!
41
                    $s0, $t1
                                   \# \$s2 = row * \#cols (two-instruction
  loop:
           mult
      sequence)
                                    # move multiply result from lo register to
           mflo
                    $s2
43
                                   # $s2 += col counter
44
           add
                    $s2, $s2, $s1
                    $s2, $s2, 2
                                   \# \$s2 *= 4 (shift left 2 bits) for byte
45
           s 11
               offset
                    $t2, data($s2) # store the value in matrix element
```

```
$t2, $t2, 1 # increment value to be stored
            addi
     Loop control: If we increment past bottom of column, reset row and
      increment column
49 #
                      If we increment past the last column, we're finished.
             addi
                       \$s0, \$s0, 1 # increment row counter
50
                       \$s0\,,~\$t0\,,~loop~\# not at bottom of column so loop back
             bne
51
                       $s0, $zero  # reset row counter
$s1, $s1, 1  # increment column counter
$s1, $t1, loop # loop back if not at end of matrix (past
             move
52
             addi
53
54
             bne
                 the last column)
  # We're finished traversing the matrix.
55
                       $v0, 10
                                         # system service 10 is exit
56
                                         # we are outta here.
             syscall
```

Listing 1: column-major.asm

```
Row-major order traversal of 16 x 16 array of words.
  #
     Pete Sanderson
     31 March 2007
  #
  #
     To easily observe the row-oriented order, run the Memory Reference
     Visualization tool with its default settings over this program.
     You may, at the same time or separately, run the Data Cache Simulator
  #
     over this program to observe caching performance. Compare the results
     with those of the column-major order traversal algorithm.
11 #
     The C/C++/Java-like equivalent of this MIPS program is:
12 #
13 #
        int size = 16;
14
 #
        int[size][size] data;
        int value = 0;
15
  #
        for (int row = 0; col < size; row++) {
16
  #
           for (int col = 0; col < size; col++) }
17
              data[row][col] = value;
18
              value++;
19
  #
20
21
  #
22
  #
     Note: Program is hard-wired for 16 x 16 matrix. If you want to change
  #
  #
           three statements need to be changed.
24
  #
           1. The array storage size declaration at "data:" needs to be changed
25
       from
              256 (which is 16 * 16) to #columns * #rows.
  #
26
           2. The "li" to initialize $t0 needs to be changed to new #rows.
27
           3. The "li" to initialize $t1 needs to be changed to new #columns.
  #
29
 #
           . data
30
                                   # storage for 16x16 matrix of words
31
  data:
           . word
                     0 : 256
32
           . text
                                   # $t0 = number of rows
                    $t0, 16
           1i
                                   # $t1 = number of columns
           1i
                    $t1, 16
34
                    $s0, $zero
                                   # $s0 = row counter
           move
35
           move
                    $s1, $zero
                                   # $s1 = column counter
36
37
           move
                    $t2, $zero
                                   # t2 = the value to be stored
    Each loop iteration will store incremented $t1 value into next element of
38
     Offset is calculated at each iteration. offset = 4 * (row*#cols+col)
39
  # Note: no attempt is made to optimize runtime performance!
40
                    $s0, $t1
                                   \# \$s2 = row * \#cols (two-instruction
  loop:
           mult
     sequence)
           mflo
                                   # move multiply result from lo register to
                    $s2
42
                    \$s2, \$s2, \$s1 # \$s2 += column counter
           add
43
           s 11
                    $s2, $s2, 2
                                   # $s2 *= 4 (shift left 2 bits) for byte
44
                    $t2, data($s2) # store the value in matrix element
           addi
                    $t2, $t2, 1
                                # increment value to be stored
46
     Loop control: If we increment past last column, reset column counter and
```




Figure 5: Column Major, Direct Mapping, Cache Block Size 2

```
increment row counter
  #
48
                    If we increment past last row, we're finished.
                                  # increment column counter
49
            addi
                     $s1, $s1, 1
                     \$s1, \$t1, loop # not at end of row so loop back
           bne
50
                     $s1, $zero
                                     # reset column counter
51
           move
            addi
                     \$s0, \$s0, 1
                                     # increment row counter
52
                     \$s0, \$t0, loop # not at end of matrix so loop back
            bne
53
     We're finished traversing the matrix.
54
            l i
                     $v0, 10
                                     # system service 10 is exit
55
            syscall
                                     # we are outta here.
```

Listing 2: row-major.asm

7.2 Cache Results - Snapshots




Figure 6: Column Major, Direct Mapping, Cache Block Size 4




Figure 7: Column Major, Direct Mapping, Cache Block Size 8




Figure 8: Column Major, Direct Mapping, Cache Block Size 16




Figure 9: Column Major, 2-Way Associative, Cache Block Size 2




Figure 10: Column Major, 2-Way Associative, Cache Block Size 4




Figure 11: Column Major, 2-Way Associative, Cache Block Size 8




Figure 12: Column Major, 2-Way Associative, Cache Block Size 16




Figure 13: Column Major, 4-Way Associative, Cache Block Size 2




Figure 14: Column Major, 4-Way Associative, Cache Block Size 4




Figure 15: Column Major, 4-Way Associative, Cache Block Size 8




Figure 16: Column Major, 4-Way Associative, Cache Block Size 16




Figure 17: Row Major, Direct Mapping, Cache Block Size 2




Figure 18: Row Major, Direct Mapping, Cache Block Size 4




Figure 19: Row Major, Direct Mapping, Cache Block Size 8




Figure 20: Row Major, Direct Mapping, Cache Block Size 16




Figure 21: Row Major, 2-Way Associative, Cache Block Size 2




Figure 22: Row Major, 2-Way Associative, Cache Block Size 4




Figure 23: Row Major, 2-Way Associative, Cache Block Size 8




Figure 24: Row Major, 2-Way Associative, Cache Block Size 16




Figure 25: Row Major, 4-Way Associative, Cache Block Size 2




Figure 26: Row Major, 4-Way Associative, Cache Block Size 4




Figure 27: Row Major, 4-Way Associative, Cache Block Size 8




Figure 28: Row Major, 4-Way Associative, Cache Block Size 16