JANUS: A Constraint-Aware Hybrid Photonic Architecture with One-Hot Optical RNS Multiplication, High-Power Passive Fan-Out, and Bounded Exact-Precision Computation

Deepanshu Bhardwaj

Patent Application No.: 202611052791 (Patent Pending)

***Abstract*—Large-scale photonic accelerators are fundamentally constrained by analog precision collapse, optical loss accumulation, thermal drift, nonlinear wavelength interference, and the unsustainable static power requirements of thermo-optic routing meshes. Conventional photonic matrix multiplication architectures rely upon analog amplitude accumulation followed by high-speed analog-to-digital conversion, implicitly assuming that signal fidelity can scale with matrix dimension. However, for a 128×128 photonic multiply-accumulate operation using 8-bit operands, the accumulated output spans more than 8.3×10^6 discrete levels, requiring approximately 138 dB signal-to-noise ratio (SNR) for lossless analog recovery—a precision-throughput tradeoff that becomes increasingly impractical under realistic shot noise, thermal noise, and ADC bandwidth constraints at multi-GHz operating frequencies. Mitigation techniques exist, but each substantially reduces effective throughput or efficiency.**

JANUS resolves this contradiction by abandoning analog amplitude reconstruction entirely. Instead of encoding numerical magnitude in optical intensity, JANUS reformulates computation as a spatial localization problem using One-Hot Optical Residue Number System (RNS) routing [1] [2] [3]. Each computation is represented as the position of light within spatial waveguides, reducing photodetection to a binary decision: whether light exists within a single channel. This substantially reduces the required detection precision from a 138 dB analog precision target toward a binary threshold detection problem: whether signal power exceeds noise power in a single spatial channel. Binary threshold detection requires substantially lower detector precision and dynamic range than high-resolution analog reconstruction, while preserving exact integer residue computation.

To compensate for passive fan-out losses without introducing amplified spontaneous emission (ASE) noise from intermediate optical gain elements, the architecture integrates a high-power $1064\,\mathrm{nm}$ ytterbium-fiber laser source paired with high-speed Separate-Absorption-Charge-Cliff-Multiplication ($\mathrm{SAC^2M}$) Ge/Si avalanche photodetectors (APDs) [4] [5]. A non-volatile Asymmetric 16-Tree Fermat routing fabric constructed from Phase-Change Material (PCM) switches ($\mathrm{Sb_2S_3}$) with the 16th waveguide (WG_{16}) extension achieves an ultra-shallow depth of only 4 binary stages and 240 switches per multiplier [6] [7] [8], restricting fabric insertion loss to only 1.61 dB while eliminating static hold power. The resulting 17-channel spatial alphabet ($WG_0 \ldots WG_{16}$) natively realizes the Fermat Prime field $\mathbb{Z}_{17}$ with 100% state efficiency ($289/289$ states) and unlocks Radix-16 $\mathbb{Z}_{257}$ division-free modular reduction via Tree 16 negation symmetry ($16 \times W \equiv -W \pmod{17}$). Single-wavelength coherent fanout substantially suppresses dominant inter-channel nonlinear interference mechanisms, including four-wave mixing (FWM) and cross-phase modulation (XPM), by architectural construction rather than post-hoc filtering.

Each optical tile natively implements a modular residue channel over spatial waveguides, natively executing Fermat Prime arithmetic ($\mathbb{Z}_{17}$ and $\mathbb{Z}_{257}$) with division-free reduction. To scale precision to wide integer word lengths (e.g., INT8 to INT64), JANUS employs Spatial Residue Number System decomposition across k parallel tiles and exact digital reconstruction using the Chinese Remainder Theorem (CRT) [9] [10] [11]. This decouples arithmetic precision from analog optical fidelity, operating entirely within bounded thermal, optical, and electrical regimes while sustaining deterministic exact computation.

Across three deployment configurations—Mini, Edge, and Datacenter—JANUS achieves sustained exact 64-bit throughput ranging from 174.1 TMAC/s to $2,785.3$ TMAC/s under bounded operating conditions without continuous optical calibration. The architecture demonstrates that large-scale photonic AI acceleration becomes physically realizable only when analog precision recovery is replaced by spatially encoded exact arithmetic.

***Index Terms*—Photonic Computing, Optical Neural Networks, Residue Number Systems, One-Hot Encoding, Phase-Change Materials, Avalanche Photodetection, Passive Fan-Out, Ytterbium-Doped Fiber Lasers, Sb2S3, Silicon Photonics, Thermal Management**

I. INTRODUCTION

The rapid scaling of artificial intelligence workloads has intensified interest in photonic computing architectures capable of exceeding the bandwidth-density and energy-efficiency limits of conventional electronic accelerators [12] [13]. Optical systems naturally provide high-degree spatial parallelism, low propagation delay, and wavelength-domain multiplexing, making silicon photonics an attractive substrate for large-scale matrix multiplication and neural network acceleration [14] [15] [16] [17].

Most contemporary photonic neural accelerators are constructed around Mach-Zehnder Interferometer (MZI) meshes performing analog optical multiply-accumulate operations [14] [18] [19] [20] [21]. In these systems, numerical values are encoded into optical amplitudes, propagated through programmable interferometric meshes, and accumulated as continuous analog optical power before photodetection and analog-to-digital conversion.

While this paradigm demonstrates promising low-bit inference capability, it encounters severe scaling contradictions when extended toward large-scale exact computation. The contradiction originates from a fundamental mismatch be-

tween analog optical signal fidelity and the information density required by high-dimensional arithmetic accumulation.

Consider a conventional optical matrix multiplication involving 128 independent 8-bit activations and 128 independent 8-bit weights. The maximum unreduced analog accumulation is

$$S_{\max} = 128 \times 255 \times 255 \tag{1}$$
$$= 8{,}323{,}200 \tag{2}$$

Exact recovery of this value through analog photodetection requires resolution across more than 8.3×10^6 discrete analog levels. Under standard quantization theory, the minimum required SNR becomes [22], [23]

$$\mathrm{SNR}_{req} = 20 \log_{10} (8{,}323{,}200) \tag{3}$$
$$\approx 138.4 \text{ dB} \tag{4}$$

This requirement exceeds the practical operating range of modern photonic systems by a substantial margin. Shot noise, thermal noise, amplifier noise, detector nonlinearity, and finite ADC precision collectively prevent stable analog recovery at such information densities. The failure is not merely an implementation limitation.

It is a structural consequence of attempting to scale analog amplitude accumulation beyond physically sustainable entropy density.

Several mitigation strategies have been explored within prior work, including signal normalization, temporal bit slicing, calibration loops, and multi-stage electronic correction [24], [25]. However, these approaches only redistribute the precision burden rather than eliminating it. Temporal decomposition reduces throughput proportionally to bit depth, while aggressive normalization sacrifices dynamic range without solving the underlying Shannon-capacity limitation. Consequently, existing photonic accelerators remain constrained to low-bit approximate inference regimes.

JANUS originates from the observation that the analog accumulation model itself constitutes the primary scaling failure. Rather than attempting to improve analog precision recovery, JANUS reformulates optical computation into a spatial localization problem.

The central architectural transition is therefore:

Amplitude Reconstruction $\Longrightarrow$ Spatial Localization

Instead of representing values through optical intensity, JANUS represents values through spatial waveguide position using One-Hot Optical Residue Number System (RNS) encoding. Each input activates exactly one waveguide among the spatial channels ($N \leq 256$ in general RNS formulations, or 17 channels in the Asymmetric 16-Tree Fermat Core). Photodetection no longer estimates analog amplitude. Instead, the detector answers a binary question:

"Does waveguide k contain light?"

This transforms the photodetection problem from high resolution analog conversion into binary spatial detection. Binary threshold detection requires substantially lower detector precision and dynamic range than high-resolution analog reconstruction. The required detector condition therefore reduces to verifying that signal power exceeds the noise floor within the active channel:

$$\mathrm{SNR}_{\mathrm{binary}} > \text{Noise Floor} \tag{5}$$

By substantially reducing the analog precision requirement, JANUS suppresses the dominant precision bottleneck preventing large-scale photonic exact arithmetic.

However, resolving the precision contradiction alone does not produce a physically realizable architecture. Large-scale photonic systems simultaneously encounter several additional scaling failures:

- Thermo-optic MZI routing meshes consume static hold power proportional to switch count, producing unsustainable thermal densities at scale.
- Dense wavelength-division multiplexing (DWDM) architectures suffer from nonlinear interference mechanisms including four-wave mixing (FWM) and cross-phase modulation (XPM).
- Long propagation paths accumulate optical routing loss faster than conventional amplifiers can compensate without introducing amplified spontaneous emission (ASE) corruption.
- Thermal diffusion from electronic subsystems destabilizes photonic phase coherence and induces calibration drift.

JANUS addresses these constraints through a fully constraint-driven architecture composed of five coupled mechanisms:

1) One-Hot Optical RNS multiplication for exact low-SNR binary detection.
2) Asymmetric non-volatile PCM 16-Tree Fermat routing networks with the 16th waveguide (WG_{16}) extension, requiring only 4 binary stages and 240 switches per multiplier to achieve an optical insertion loss of 1.61 dB with zero static hold power.
3) Single-wavelength coherent spatial fanout removing inter-channel nonlinear interference.
4) High-power 1064 nm passive fan-out paired with Ge/Si $\mathrm{SAC}^2\mathrm{M}$ avalanche photodetection, achieving link closure and robust detection margin (+6.142 dB) without intermediate optical amplification or ASE noise accumulation.
5) Spatial CRT reconstruction and JIR-predictive RRNS fault management enabling exact precision scaling with deterministic error detectability.

The resulting system operates entirely within bounded thermal, optical, and electrical regimes:

$$P_{\mathrm{noise}} < P_{\mathrm{signal}} < P_{\mathrm{sat}}, \quad T_{\mathrm{junction}} < T_{\mathrm{critical}}, \quad |\Delta\phi_{\mathrm{drift}}| < \phi_{\max}. \tag{6}$$

Rather than pursuing theoretical peak throughput under idealized assumptions, JANUS prioritizes sustained deterministic operation under realistic deployment conditions.

II. PHYSICAL CONSTRAINT LANDSCAPE

A. *Analog Precision Collapse in Photonic Accumulation*

The dominant assumption underlying conventional optical neural networks is that analog optical accumulation can scale proportionally with matrix dimension while maintaining recoverable signal fidelity. This assumption fails under realistic large-scale operating conditions. For an $N \times N$ photonic matrix multiplication using unsigned 8-bit operands, the worst-case unreduced analog accumulation scales as $S_{\max} = N \times 255 \times 255$, requiring an exact recovery signal-to-noise ratio $\mathrm{SNR}_{\mathrm{req}} = 20\log_{10}(S_{\max})$ [22], [23]:

$$\begin{aligned} S_{\max,\mathrm{Mini}} = 2{,}080{,}800 &\implies \mathrm{SNR}_{\mathrm{Mini}} \approx 126.4\,\mathrm{dB}, \\ S_{\max,\mathrm{Edge}} = 4{,}161{,}600 &\implies \mathrm{SNR}_{\mathrm{Edge}} \approx 132.4\,\mathrm{dB}, \\ S_{\max,\mathrm{Datacenter}} = 8{,}323{,}200 &\implies \mathrm{SNR}_{\mathrm{Datacenter}} \approx 138.4\,\mathrm{dB}. \end{aligned} \tag{7}$$

These requirements exceed realistic photonic operating conditions by several orders of magnitude (as summarized alongside the One-Hot solution in Table II).

The contradiction becomes especially severe when detector bandwidth is considered. Because high-resolution requirements—such as the 138 dB analog precision target derived above—cannot be met by standard ADC/DAC architectures operating above 10 GHz , JANUS bypasses these conventional limitations through a specialized spatial encoding approach. As derived in Section IV-C, the architecture sustains an operating repetition rate of 200 GHz; this is critical, as no practical ADC architecture can simultaneously sustain high resolution, high sampling rate, low thermal noise, and acceptable power density within a realistic operating envelope.

Consequently, the analog accumulation paradigm itself becomes the primary scaling failure.

B. *Failure of Conventional Precision Recovery Techniques*

Several conventional mitigation strategies attempt to preserve analog photonic scaling.

- Voltage normalization compresses signal amplitude but does not reduce information density. The required recoverable entropy remains unchanged, meaning the ADC precision burden persists despite lower voltage swing.
- Temporal bit slicing distributes precision across multiple cycles. If the native throughput is fnative, then the effective throughput becomes

$$f_{\mathrm{eff}} = \frac{f_{\mathrm{native}}}{S} \tag{8}$$

  where S is the slice factor. For an accumulation of 128 terms requiring 23-bit resolution sliced into 4-bit optical segments, S = 6 cycles per MAC. The effective throughput collapses from 200 GHz to 33.3 GHz, destroying the speed advantage of optics.
- Spatial interleaving distributes accumulation across multiple physical waveguides. However, the signals must ultimately be coherently combined or individually converted by dedicated ADCs. Slicing across 6 waveguides increases detector and ADC count by 6×, creating an unsustainable area and thermal footprint.

Similarly, iterative calibration loops attempt to compensate thermal drift and phase instability through repeated electronic correction. However, calibration complexity scales with O(N^2) for dense interferometric meshes, making large-scale stable operation thermally impractical.

Therefore, existing mitigation strategies merely redistribute the precision failure rather than resolving it fundamentally.

C. *Static Power Explosion in Thermo-Optic Routing Meshes*

Large-scale silicon photonic accelerators commonly employ electrically reconfigurable optical switching fabrics, including thermo-optic Mach–Zehnder Interferometer (MZI) meshes and other programmable integrated photonic switches, for optical routing and weighting [13], [18] [26].

These architectures require continuous electrical bias to maintain the programmed optical state. Although recent advances have significantly reduced the static tuning power of individual devices, the total static power still scales linearly with the number of programmable switching elements, making power consumption a fundamental challenge for large-scale photonic systems.

Recent state-of-the-art electrically programmable silicon photonic switches have demonstrated static tuning powers as low as

$$P_{\mathrm{MZI}} \approx 0.10\ \mathrm{mW} \tag{9}$$

per active element [21].

*a) **Asymmetric 16-Tree Fermat Core Switch Scaling.**:* In spatial One-Hot modular arithmetic $Y = (A \times B) \pmod m$, operand A asserts *exactly one physical waveguide* at any given instant. Because only one input waveguide carries optical power per multiply-accumulate operation, the optical routing engine does not require generalized $N \times N$ arbitrary permutation meshes with deep multi-stage cascaded switches. Instead, the computation is resolved by routing the energized optical pulse through dedicated binary switch trees to the target residue output channel corresponding to weight operand B.

JANUS formalizes this principle through the **Asymmetric 16-Tree Fermat Core** with non-volatile Sb_2S_3 phase-change material (PCM) switching (0.00 W static hold power). By incorporating the 16th active waveguide (WG_{16}) alongside the zero-gated dark reference channel (WG_0), the core operates over a 17-channel spatial alphabet ($N_{\mathrm{alphabet}} = 17$):

$$\mathcal{A} = \{WG_0, WG_1, \ldots, WG_{16}\} \longleftrightarrow \{0, 1, \ldots, 16\} \tag{10}$$

Each of the 16 active waveguides ($WG_1 \ldots WG_{16}$) drives an independent 4-stage binary switch tree ($\log_2 16 = 4$ stages). Each binary tree contains $1 + 2 + 4 + 8 = 15$ switches. Thus, each spatial multiplier requires exactly:

$$N_{\mathrm{switch,single}} = 16 \times 15 = 240\ \text{switches} \tag{11}$$

with an ultra-shallow optical path depth of only $S = 4$ stages.

For a photonic matrix multiplication core operating on $N_{\mathrm{dim}} \times N_{\mathrm{dim}}$ tiles across N_{tiles} parallel residue channels, the total number of physical switching elements scales as:

$$N_{\mathrm{switch,total}} = N_{\mathrm{tiles}} \times N_{\mathrm{dim}}^2 \times N_{\mathrm{switch,single}} \tag{12}$$

TABLE I
THERMO-OPTIC ROUTING POWER SCALING FAILURE ACROSS DEPLOYMENT CONFIGURATIONS

Metric	Mini (32 Tiles)	Edge (32 Tiles)	Datacenter (32 Tiles)
Physical Multipliers	32,768	131,072	524,288
16-Tree Switch Count (240/mult)	7,864,320	31,457,280	125,829,120
Thermo-Optic Per-Switch Hold Power	0.10 mW	0.10 mW	0.10 mW
Thermo-Optic Static Hold Power	786.4 W	3.15 kW	12.58 kW
JANUS PCM Static Hold Power	**0.00** W	**0.00** W	**0.00** W
Thermo-Optic Thermal Feasibility	Severely constrained	High runaway risk	Unviable ($>$ 10 kW heat)
JANUS PCM Thermal Feasibility	Thermally passive	Thermally passive	Thermally passive
Continuous Bias Requirement	Volatile: Yes / PCM: **No**	Volatile: Yes / PCM: **No**	Volatile: Yes / PCM: **No**

Evaluating this across the three deployment configurations demonstrates the unsustainable thermal wall of thermo-optic tuning ($P_{\mathrm{MZI}} \approx 0.10\,\mathrm{mW}$):

$$\begin{aligned} N_{\mathrm{Mini}} = 7{,}864{,}320 &\implies P_{\mathrm{Mini,TO}} = 786.4\,\mathrm{W}, \\ N_{\mathrm{Edge}} = 31{,}457{,}280 &\implies P_{\mathrm{Edge,TO}} = 3.15\,\mathrm{kW}, \\ N_{\mathrm{Datacenter}} = 125{,}829{,}120 &\implies P_{\mathrm{Datacenter,TO}} = 12.58\,\mathrm{kW}. \end{aligned} \tag{13}$$

Because non-volatile Sb_2S_3 PCM switches maintain atomic state with zero holding bias, JANUS slashes this static power to identically $0.00\,\mathrm{W}$ across all tiers. Non-volatile PCM integration completely eliminates this multi-kilowatt static heat load.

The failure mechanism is fundamentally thermodynamic. The generated heat modifies the local refractive index of adjacent waveguides:

$$\Delta n = \frac{dn}{dT}\Delta T \tag{14}$$

where:

$$\frac{dn}{dT} \approx 1.86 \times 10^{-4}\ \mathrm{K}^{-1} \tag{15}$$

for silicon photonics [23], [27].

As routing density increases, lateral heat diffusion produces cross-coupled phase drift across neighboring interferometers. The resulting thermal interference destabilizes the optical transfer matrix and forces continuous recalibration.

Thus, the routing fabric itself becomes the dominant thermal failure mechanism in large-scale photonic systems.

D. *Nonlinear Failure of Multi-Wavelength Scaling*

Many photonic accelerator architectures attempt to improve throughput through Dense Wavelength-Division Multiplexing (DWDM). In these systems, multiple optical carrier frequencies propagate simultaneously through shared waveguides.

While spectrally multiplexed operation increases theoretical bandwidth, it introduces nonlinear optical interference mechanisms that scale superlinearly with optical power density.

The dominant nonlinear effects are:

- Four-Wave Mixing (FWM)
- Cross-Phase Modulation (XPM)
- Self-Phase Modulation (SPM)
- Spectral Beating Noise

In conventional DWDM systems, the nonlinear interference noise power scales approximately as [28], [29]:

$$\sigma^2_{\mathrm{NL}} \propto \gamma^2 P^3 L^2_{\mathrm{eff}}/A_{\mathrm{eff}}, \tag{16}$$

where γ is the nonlinear coefficient, P is the optical power, L_{eff} is the effective interaction length, and A_{eff} is the effective mode area. The quadratic dependence on γ and L_{eff} captures the higher-order nature of four-wave mixing, while the P^3 term reflects the cubic growth with launch power.

As channel density increases, multiple wavelength combinations satisfy phase-matching conditions, producing ghost frequencies through inter-channel mixing.

The resulting spectral contamination corrupts the recoverability of analog optical information.

Importantly, this failure cannot be completely removed through filtering. Filtering suppresses generated sidebands only after nonlinear mixing has already occurred. Therefore, the underlying epistemic corruption of the optical signal persists.

The problem becomes increasingly severe under high-power amplification, where stronger nonlinear interaction lengths accelerate spectral mixing.

Consequently, wavelength scaling introduces a contradiction:

Higher Spectral Density $\implies$ Higher Nonlinear Corruption

This makes large-scale exact arithmetic fundamentally unstable under multi-wavelength analog operation.

E. *Optical Loss Accumulation and Amplifier Noise*

Large photonic routing fabrics inevitably accumulate substantial optical propagation loss. The total path loss can be expressed as:

$$L_{\mathrm{total}} = L_{\mathrm{mod}} + L_{\mathrm{wg}} + L_{\mathrm{coupler}} + L_{\mathrm{MZI}} + L_{\mathrm{routing}} \tag{17}$$

For practical large-scale systems, component losses typically span $L_{\mathrm{mod}} \approx$ 3–6 dB, $L_{\mathrm{wg}} \approx$ 0.5–2 dB, $L_{\mathrm{coupler}} \approx$ 1–3 dB, and $L_{\mathrm{routing}} \approx$ 15–20 dB, yielding cumulative uncompensated attenuation $L_{\mathrm{total}} \approx$ 30–50 dB.

Without compensation, optical power decays exponentially along the propagation path:

$$P(z) = P_0 e^{-\alpha z} \tag{18}$$

where: α is the effective attenuation coefficient.

Conventional semiconductor optical amplifiers (SOAs) attempt to restore signal amplitude through stimulated emission. However, SOAs introduce Amplified Spontaneous Emission (ASE) noise [22], [23]:

$$\sigma^2_{\text{ASE}} \propto G n_{sp} B \tag{19}$$

where: G is amplifier gain, n_{sp} is the spontaneous emission factor, and B is bandwidth.

The contradiction is therefore:

Higher Gain $\Longrightarrow$ Higher ASE Corruption

Thus, conventional amplification preserves optical amplitude while simultaneously degrading informational integrity.

For exact arithmetic systems, this failure is especially severe because even small analog corruption propagates catastrophically through high-dimensional reconstruction.

F. *Thermal Drift and Calibration Instability*

Photonic interferometric systems are intrinsically sensitive to thermal variation because optical phase depends directly upon refractive index and propagation length.

The accumulated optical phase is:

$$\phi = \frac{2\pi n L}{\lambda} \tag{20}$$

Thermal perturbation therefore produces phase drift:

$$\Delta\phi = \frac{2\pi L}{\lambda}\frac{dn}{dT}\Delta T \tag{21}$$

As routing density increases, neighboring thermal sources generate dynamic phase instability throughout the photonic mesh.

The resulting transfer matrix becomes time-varying:

$$H(t) \neq H(t + \Delta t) \tag{22}$$

Conventional architectures compensate this instability through active calibration loops involving:

- thermal tuning,
- phase locking,
- electronic correction,
- iterative optimization,
- feedback control.

However, calibration overhead scales poorly with mesh density [13], [24]:

$C_{\text{calibration}} \propto N^2$

At large dimensions, calibration itself becomes a dominant energy and latency cost.

Furthermore, continuously recalibrated systems do not operate within a stable thermodynamic equilibrium. Instead, they remain permanently trapped in transient correction states. Thus, large-scale photonic accelerators face a second-order contradiction:

This contradiction prevents sustained deterministic operation under realistic deployment conditions.

G. *Constraint-Driven Architectural Reformulation*

The preceding constraints collectively imply that large-scale photonic exact arithmetic cannot emerge from incremental improvement of conventional analog architectures.

The failure mechanisms are structural rather than implementation-level.

Specifically:

- Analog accumulation fails due to Shannon-limited precision collapse.
- Thermo-optic routing fails due to unsustainable static power density.
- Multi-wavelength scaling fails due to nonlinear spectral corruption.
- Conventional amplification fails due to ASE-induced epistemic loss.
- Dense interferometric meshes fail due to thermal calibration instability.

Consequently, JANUS adopts a fundamentally different computational philosophy. Rather than attempting to improve analog reconstruction fidelity, JANUS reformulates optical computation into a bounded spatial routing problem.

The resulting architecture enforces $P_{\text{noise}} < P_{\text{signal}} < P_{\text{sat}}$, $T_{\text{junction}} < T_{\text{critical}}$, and $|\Delta\phi_{\text{drift}}| < \phi_{\max}$ across all operating regimes.

This bounded-operation methodology intentionally sacrifices theoretical peak analog density in favor of sustained exact arithmetic under realistic physical constraints.

III. CONSTRAINT-DRIVEN ARCHITECTURAL RESPONSE

A. *Architectural Overview*

JANUS resolves the scaling contradictions identified in the previous section through a tightly coupled set of architectural mechanisms, each directly derived from a specific physical failure mode.

The resulting system is not an incremental extension of conventional analog photonic computing. Instead, it is a reformulation of photonic computation around bounded spatial exact arithmetic.

The architecture consists of six tightly integrated subsystems:

1) One-Hot Optical Residue Number System multiplication,
2) Asymmetric PCM 16-Tree Fermat routing fabrics with WG_{16} extension,
3) High-power 1064 nm passive fan-out and APD detection,
4) Single-wavelength coherent spatial fanout,
5) Spatial CRT precision reconstruction,
6) Thermally decoupled 3D Z-axis integration.

Each subsystem exists because a conventional alternative becomes physically unstable at large scale. The resulting architecture operates under a constraint-first design principle:

Physical Stability > Theoretical Peak Density

Unlike conventional photonic accelerators that rely upon continuous calibration and optimistic analog assumptions,

JANUS constrains all thermal, optical, and electrical states within bounded operating regions.

This bounded-operation philosophy forms the foundational principle of the entire architecture.

*a) **Demonstrated Components and Forward-Looking Integration.**:* Several device-level components discussed in this work have been independently demonstrated in literature, including 105 GHz Ge/Si $\mathrm{SAC^2M}$ avalanche photodetectors [5], non-volatile $\mathrm{Sb_2S_3}$ PCM switching in silicon photonic waveguides utilizing graphene micro-heaters [7], [8], and silicon photonic routing meshes. However, the full JANUS architecture as described—including the high-power passive fan-out and APD link closure, multi-million-switch non-volatile 16-Tree Fermat fabric (125.8 M switches in Datacenter, 7.86 M in 32-tile Mini, and 3.93 M in the 16-tile Model 1A prototype), complete stacked integration, and multi-tile datacenter configuration—remains a forward-looking systems integration proposal. This paper presents the architectural and physical motivation for such integration rather than a fabrication-validated implementation.

B. *One-Hot Optical Residue Number System Multiplication*

The central architectural transition within JANUS is the elimination of analog optical accumulation. Instead of encoding numerical information into continuously varying optical amplitudes, JANUS reformulates arithmetic as a spatial routing problem using One-Hot Optical Residue Number System (RNS) encoding [1] [2] [3].

This transition is motivated by the observation that analog amplitude reconstruction constitutes the dominant precision bottleneck in large-scale photonic computation.

As established in Section II-A, conventional analog optical accumulation requires an unachievable $> 138\,\mathrm{dB}$ SNR at multi-GHz frequencies. JANUS eliminates this analog precision bottleneck by reformulating arithmetic into a deterministic spatial localization problem over One-Hot optical residue channels.

*1) **Transition from Amplitude Reconstruction to Spatial Localization**:* JANUS resolves this contradiction by abandoning analog amplitude representation entirely.Instead of encoding values through optical intensity, JANUS encodes values spatially. Each residue value activates exactly one optical waveguide among the spatial channels (e.g., 17 channels in the Asymmetric 16-Tree Fermat Core):

$x \mapsto e_x$

where:

$$e_x = (0, 0, \ldots, 1, \ldots, 0) \tag{23}$$

is a one-hot spatial basis vector.

Thus, arithmetic state is represented through waveguide position rather than analog optical amplitude.

Optical multiplication becomes deterministic spatial routing:

$$(a, b) \to (a \cdot b) \mod p \tag{24}$$

where: p is the local residue modulus.

The photodetector therefore no longer reconstructs analog magnitude. Instead, it performs binary localization:

$$D_k = \begin{cases} 1, & \text{light present in channel } k \\ 0, & \text{otherwise} \end{cases} \tag{25}$$

This transforms the computational problem from analog amplitude estimation to binary spatial localization.

The required detector condition therefore collapses to:

$$P_{signal} > P_{noise}$$

which corresponds approximately to:

$$\mathrm{SNR_{binary}} > 0\ \mathrm{dB}$$

$$(P_{\mathrm{signal}} > P_{\mathrm{sens,practical}} \approx -23.2\ \mathrm{dBm}) \tag{26}$$

The Ge/Si $\mathrm{SAC^2M}$ avalanche photodetector operating at gain $M = 7$ possesses a gain–bandwidth product of 441 GHz with an inherent 3 dB receiver bandwidth of 105 GHz, comfortably supporting the 200 GHz system repetition rate via two-phase antiphase time-interleaving (5.0 ps repetition interval, two 2.5 ps antiphase half-cycles). This bandwidth filtering combined with a receiverless charge-integration front end and an ILO comb-referenced clock (50 fs rms jitter) yields a practical binary receiver sensitivity of $P_{\mathrm{sens,practical}} \approx -23.20$ dBm (for a reconciled target bit error rate of $\leq 10^{-36}$, as derived in Section III-D). Consequently, the delivered optical signal intensity across the passive $1 : 2^{18}$ distribution tree reaches -12.70 dBm through the 4-stage 16-Tree Fermat Core, providing an abundant binary detection margin of $+10.50$ dB ($+6.142$ dB under strict foundry sign-off constraints).

Thus, the JANUS architecture transforms an analog precision requirement of approximately 138 dB into a robust binary detection problem with substantial receiver margin.

$$P_{\mathrm{th}} \approx -23.20\ \mathrm{dBm} \tag{27}$$

By utilizing highly sensitive avalanche photodetectors (APDs), JANUS guarantees that even after maximal passive splitting, the terminal optical power exceeds the detection threshold without requiring intermediate re-amplification (see Section III-D).

TABLE II
TRANSITION FROM ANALOG ACCUMULATION TO ONE-HOT SPATIAL DETECTION

Metric	Mini	Edge	Datacenter
Max. Accumulation	2,080,800	4,161,600	8,323,200
Required Analog SNR	126.4 dB	132.4 dB	138.4 dB
Sensitivity (P_{th})	-23.20 dBm	-23.20 dBm	-23.20 dBm
ADC Requirement	None (0-bit)	None (0-bit)	None (0-bit)
Detection Scheme	Binary OOK	Binary OOK	Binary OOK
Operational Stability	Bounded	Bounded	Bounded




Fig. 1. JANUS end-to-end data and computation flow. An input word is decomposed into k independent residues by the CMOS front-end. Each residue is encoded spatially as a one-hot vector across optical waveguides within its dedicated optical tile. A coherent single-wavelength fanout distributes light; a non-volatile Asymmetric 16-Tree Fermat PCM fabric performs deterministic spatial permutation corresponding to modular multiplication across 4 stages ($\log_2 16 = 4$, 240 switches/mult), with the 16th waveguide (WG_{16}) natively unlocking $\mathbb{Z}_{17}$ state efficiency (100%) and Radix-16 $\mathbb{Z}_{257}$ division-free modular reduction. High-power 1064 nm passive fan-out and Ge/Si SAC^{2}M avalanche photodetectors provide link closure without intermediate optical amplification. Binary photodetectors read the active waveguide position, producing the modular product z_i. The CMOS back-end reconstructs the exact multi-precision result via the Chinese Remainder Theorem and applies JIR/RRNS consistency checking.

*2) **One-Hot Residue Arithmetic**:* JANUS performs arithmetic independently within residue domains. For a modulus set:

$$\mathcal{M} = \{m_1, m_2, \ldots, m_k\} \tag{28}$$

a large integer X is decomposed into residue components:

$$X \to (x_1, x_2, \ldots, x_k) \tag{29}$$

where:

$$x_i = X \mod m_i \tag{30}$$

Each residue channel operates independently:

$$z_i = (x_i y_i) \mod m_i \tag{31}$$

Importantly, no analog carry propagation exists between channels. This eliminates the principal scaling bottleneck of conventional binary arithmetic [1], [9]:

Carry Propagation Delay $\to 0$

because each residue tile computes independently. The resulting architecture therefore scales spatially rather than temporally.

*3) **Optical Routing Interpretation of Multiplication**:* Within JANUS, multiplication is implemented physically as deterministic waveguide permutation.

For modulus m the routing function becomes:

$$f(a,b) = (a \cdot b) \mod m \tag{32}$$

The optical mesh therefore behaves as a programmable permutation tensor.

Unlike analog MAC systems, no weighted accumulation occurs. Optical energy is conserved spatially:

$$\sum_{i=1}^{k} P_i = P_{\text{total}} \tag{33}$$

Modular multiplication within channel m_i takes the form:

$$z_i = (x_i \cdot w_i) \bmod m_i \tag{34}$$

Because w_i is known during matrix execution, multiplication by a constant weight w_i defines a fixed bijective permutation on the residue elements:

$$\pi_{w_i} : x_i \mapsto (x_i \cdot w_i) \bmod m_i \tag{35}$$

Optically, a permutation of m_i channels is realized without arithmetic computation: it corresponds strictly to a spatial permutation of physical waveguides. The optical signal propagating along the input waveguide x_i is routed deterministically to the output waveguide z_i.

*4) **Detection Margin and False Positive Suppression**:* Binary detection operates under the hypothesis test:

H_0: No photon present (dark channel)

H_1: Photon present (active channel)

The decision threshold P_{th} is set at the receiver sensitivity level:

$$P_{\text{th}} = P_{\text{sens,practical}} \approx -23.20\,\text{dBm} \approx 4.79\,\mu\text{W} \tag{36}$$

A detection event is registered if and only if the received optical power P_{rec} satisfies:

$$P_{\text{rec}} \geq P_{\text{th}} \tag{37}$$

The detection margin is defined as:

$$M = P_{\text{signal}} - P_{\text{noise}} \tag{38}$$

For the nominal passive fan-out routing path, the optical chain proceeds as follows: the master 1064 nm Yb-fiber laser ($P_{\text{laser}} = +50.0$ dBm) is passively split across the $1 : 2^{18}$ optical distribution tree (ideal splitting loss 54.19 dB, plus excess path loss comprising 5.40 dB MMI excess loss, 1.61 dB 4-stage 16-Tree routing loss, and 1.50 dB propagation and coupling penalties, yielding $L_{\text{total}} = 62.70$ dB). Thus, the delivered optical power at each terminal Ge/Si APD receiver reaches:

$$P_{\text{signal}} \equiv P_{\text{det}} \approx -12.70 \text{ dBm} \approx 53.7\,\mu\text{W}. \tag{39}$$

As derived in Section III-D, the Ge/Si SAC^2M avalanche photodetector operating at gain $M = 7$ with a receiverless charge-integration front end and an ILO comb-referenced clock (50 fs rms jitter) achieves a practical binary OOK detection sensitivity for a target bit error rate of $\leq 10^{-36}$ (reconciled integrate-and-dump $Q \approx 12.72$) of:

$$P_{\text{sens,practical}} \approx -23.20 \text{ dBm}. \tag{40}$$

Therefore, the binary detection margin across the full passive fan-out and routing network is:

$$\text{Margin} = (-12.70 \text{ dBm}) - (-23.20 \text{ dBm}) = +10.50 \text{ dB} \quad (+6.142 \text{ dB u} \tag{41}$$

Because one-hot encoding guarantees that exactly one waveguide per multiplier contains optical power (with 16 unselected dark waveguides in the 17-channel Asymmetric 16-Tree Fermat Core), the false positive probability across all dark channels is bounded by the bit error rate:

$$P_{\text{FP}} \leq 16 \times \text{BER} = 16 \times 10^{-18} = 1.60 \times 10^{-17} \tag{42}$$

(suppressed to $\leq 1.60 \times 10^{-35}$ under the reconciled integrate-and-dump $\text{BER} \leq 10^{-36}$ regime).

This confirms that binary spatial detection operates with extreme fidelity across the entire passive fan-out without requiring intermediate optical amplification.

*5) **Architectural Consequences**:* The spatial one-hot representation establishes several fundamental architectural guarantees:

1) Precision decoupling: Arithmetic correctness depends solely on spatial routing path validity, not on analog amplitude fidelity.
2) Noise immunity: Signal attenuation reduces link margin but introduces no numerical error as long as delivered power exceeds P_{th}.
3) Dynamic range scalability: High-precision computation is achieved through parallel residue channels rather than higher analog SNR.

C. Asymmetric Non-Volatile PCM 16-Tree Fermat Routing Fabric

To implement spatial permutations π_{w_i} efficiently without static power dissipation, JANUS incorporates non-volatile phase-change material (PCM) switches arranged in an Asymmetric 16-Tree Fermat Core topology [30] [31] [6] [21]. Rather than deploying an arbitrary non-blocking permutation mesh, the 16-Tree structure exploits One-Hot spatial sparsity: each active input waveguide routes light independently through a dedicated 4-stage binary tree with zero static power dissipation.

As quantified in Section II-C, continuously biased thermo-optic MZI switches dissipate multi-kilowatts of static heater power at scale (12.58 kW in Datacenter). JANUS eliminates static hold power entirely by replacing thermo-optic heaters with non-volatile Sb_2S_3 phase-change material (PCM) switches ($P_{\text{hold,PCM}} = 0$ W).

*1) **PCM-Based Non-Volatile Optical Routing**:* JANUS eliminates continuous static hold power by replacing thermo-optic MZIs with non-volatile phase-change material switches [7], [8], [32], [33]. Phase-change materials exhibit large refractive index contrast between amorphous and crystalline structural phases. However, legacy tellurides (e.g., GST-225, GST-467) and intermediate alloys (e.g., GSST) suffer from prohibitive resonant interband absorption at the 1064 nm operating wavelength.

The choice of optical wavelength ($\lambda_0 = 1064\,\text{nm}$, $h\nu \approx 1.165\,\text{eV}$) and the PCM bandgap ($E_g$) must avoid massive resonant interband absorption. For materials like GST-467 or GSST with $E_g \approx 0.50$–$0.75\,\text{eV}$, incoming photons exceed the bandgap ($1.165\,\text{eV} > E_g$), resulting in an extremely large extinction coefficient ($\kappa \gg 0.1$). This causes multi-stage fabric loss to exceed 36.75 dB for GST-467 and 17.25 dB for GSST, completely blocking or severely degrading the optical link.

JANUS selects the wide-bandgap chalcogenide Sb_2S_3 (Antimony Trisulfide) [7]. Because its electronic bandgap $E_g \approx 1.72\,\text{eV}$ is strictly greater than the photon energy ($1.72\,\text{eV} > 1.165\,\text{eV}$), single-photon interband transitions are forbidden. The material operates in the sub-bandgap transparency window, yielding an extinction coefficient $\kappa < 8.0 \times 10^{-5}$ while retaining large refractive index contrast $\Delta n \approx 0.60$:

$$n_{\text{cryst}} \approx 3.30, \quad n_{\text{amorph}} \approx 2.70 \implies \Delta n = 0.60 \tag{43}$$

After programming, the optical state persists without continuous power. Thus:

$$P_{\text{hold,PCM}} = 0\ \text{W} \tag{44}$$

Energy is consumed strictly during weight reconfiguration:

$$E_{\text{reconfig}} = N_{\text{reconfig}} \times E_{\text{switch}} \tag{45}$$

where $E_{\text{switch}} \approx 4.2$ pJ per cell.

*2) Sb_2S_3 **Phase-Change Material and Graphene Micro-Heaters**:* To achieve long-term cycling endurance ($> 10^8$ cycles) and minimize optical switching energy across millions of non-volatile 16-Tree Fermat routing switches, JANUS adopts Sb_2S_3 co-integrated with monolayer graphene micro-heaters [8].

*a) **Sub-Bandgap Transparency at 1064 nm & Sub-0.5 dB Physical Roadmap**:* Legacy plasmonic phase-change switches predominantly utilized $Ge_2Sb_2Te_5$ (GST-225) or $Ge_4Sb_6Te_7$ (GST-467). However, these narrow-bandgap materials induce prohibitive interband absorption loss at near-infrared wavelengths. While mainstream integrated photonics research has historically concentrated on telecom wavelengths (1550 nm) due to telecommunications transceiver heritage [34], [35], JANUS deliberately targets $\lambda_0 = 1064\,\text{nm}$ to leverage the massive wall-plug efficiency of Yb-fiber lasers (75% WPE vs $15 - 20\%$ for telecom InP DFB lasers).

At $\lambda_0 = 1064\,\text{nm}$, the photon energy ($h\nu = 1.165\,\text{eV}$) is deep within the sub-bandgap transparency window of Sb_2S_3 ($E_g \approx 1.72\,\text{eV}$, $\lambda_g \approx 720\,\text{nm}$), ensuring near-zero intrinsic material absorption ($\kappa \approx 10^{-5}$ in both amorphous and crystalline phases [7], [36]). Non-volatile pulsed switching at $1064 - 1080\,\text{nm}$ has experimentally demonstrated high optical contrast (22 dB) under 10 ps pulses [37].

Because intrinsic material absorption is negligible ($\kappa < 10^{-4}$), total insertion loss is determined by extrinsic fabrication scattering and modal engineering. JANUS achieves sub-0.50 dB (and down to 0.10 dB) insertion loss through four physical fabrication and design techniques:

1) **Stoichiometric PVD Sputtering:** Ultra-pure stoichiometric magnetron sputtering avoids sulfur deficiency and suppresses phase-transition micro-voids.
2) **Conformal ALD Passivation:** Atomic layer deposition of conformal Al_2O_3 or Si_3N_4 encapsulation smooths etched waveguide sidewall roughness and suppresses scattering.
3) **Analytical Phase De-Coupling Geometry:** In the asymmetric 2×2 directional coupler, complete cancellation of cross-port leakage occurs at the first decoupling cancellation node $S \cdot L = \pi$ (where $S = \sqrt{\kappa_0^2 + (\Delta\beta/2)^2}$), satisfying:
$$\Gamma \cdot L = \frac{\sqrt{3}\lambda_0}{2\Delta n} \approx \frac{0.866 \times 1064\,\text{nm}}{0.60} \approx 1.536\,\mu\text{m} \tag{46}$$
Designing the switch at $L = 60.0\,\mu\text{m}$ with modal overlap $\Gamma = 2.56\%$ satisfies this condition, yielding nominal simulated insertion losses of $S_{31} = -0.010\,\text{dB}$ (amorphous cross-state) and $S_{21} = -0.096\,\text{dB}$ (crystalline bar-state) with crosstalk suppressed below $-74.5\,\text{dB}$.
4) **Graphene Micro-Heater Actuation:** Monolayer graphene heaters provide localized $4.2\,\text{pJ/cell}$ electrothermal switching without introducing metallic optical absorption into the waveguide mode.

*b) **Optical Link Margin Enhancement**:* While the conservative baseline sign-off ceiling adopts $0.50\,\text{dB/cell}$, the 4-stage Asymmetric 16-Tree Fermat Core achieves a total fabric insertion loss of just 1.61 dB (with measured amorphous cell loss of 0.2627 dB). This provides $+5.89\,\text{dB}$ of optical power headroom above design requirements, elevating the verified operating link margin to $+\mathbf{6.142}\,\text{dB}$ and ensuring link closure across high-fanout distribution trees.

*c) **Graphene Micro-Heater Co-Integration**:* To switch Sb_2S_3 between its amorphous (CROSS, $n = 2.70$) and crystalline (BAR, $n = 3.30$) states without free-space optical writing lasers, JANUS integrates monolayer graphene micro-heaters directly above the Sb_2S_3 patches.

The ultra-low heat capacity (< 0.1 pJ/K) of the 1.0 nm graphene heater enables ultra-fast thermal switching with a 4.2 pJ/cell energy footprint.

- **Crystallization (SET Pulse):** A low-voltage electrical pulse heats the Sb_2S_3 patch to $T_c \approx 200$–220°C for $\approx 100\,\text{ns}$.
- **Amorphization (RESET Pulse):** A short, high-intensity pulse heats the patch above its melting point ($T_m \approx 500$–550°C) within $\approx 15\,\text{ns}$, followed by ultra-fast thermal quenching ($> 10^{10}\,\text{K/s}$) through the Si substrate.

Once switched, the non-volatile atomic structure remains locked indefinitely (> 10 years data retention), requiring 0 W holding power.

*3) **Asymmetric 16-Tree Fermat Core Architecture**:*

*a) **One-Hot Spatial Modular Routing Principle:**:* In One-Hot spatial Residue Number System (RNS) multiplication $Y = (A \times B) \pmod m$, input operand A asserts *exactly one spatial waveguide* during any given clock cycle. Unlike telecommunication optical routing fabrics that must simultaneously permute N arbitrary concurrent optical packets across multi-stage blocking networks, an optical RNS multiplier routes only *a single optical pulse* per multiplication. Therefore, rather than routing light through deep multi-stage permutation fabrics, each active input waveguide requires only a dedicated binary switch tree to steer its optical pulse to the designated modular output port $j = (i \times B) \pmod m$.

*b) **The 16th Waveguide (WG_{16}) and Fermat Arithmetic:**:* Rather than stopping at a 15-channel alphabet, JANUS introduces the **16th active waveguide (WG_{16})** alongside the zero-gated reference channel (WG_0), establishing a 17-channel physical alphabet ($N_{\text{alphabet}} = 17$):

$$\mathcal{A} = \{WG_0, WG_1, WG_2, \ldots, WG_{16}\} \longleftrightarrow \{0, 1, 2, \ldots, 16\} \tag{47}$$

Because 17 is a Fermat prime ($F_2 = 2^{2^1} + 1 = 17$), this topology unlocks major mathematical and physical properties:

1) 100% **State Space Efficiency in $\mathbb{Z}_{17}$:** All 17 spatial channels represent valid residue classes. The full product matrix of $17 \times 17 = 289$ states is mapped with zero unused channels and zero register waste.
2) **Tree 16 Modular Negation Symmetry:** For any operand $W \in \mathbb{Z}_{17}$, multiplication by 16 satisfies:
$$16 \times W \equiv -W \pmod{17} \tag{48}$$
Tree 16 directly computes the additive inverse in $\mathbb{Z}_{17}$, eliminating modular subtraction logic.
3) **Single-Product Bound ($16 \times 16 = 256 < 257$):** The maximum element product never exceeds 256.
4) **Radix-16 $\mathbb{Z}_{257}$ Division-Free Reduction:** The next Fermat prime is $F_3 = 2^{2^2} + 1 = 257$. Because $16^2 = 256 \equiv -1 \pmod{257}$, any wide-word intermediate product $Y = 16Y_H + Y_L$ reduces modulo 257 via pure subtraction without integer division:
$$Y \pmod{257} = (Y_L - Y_H) \pmod{257} \tag{49}$$

*c) **Binary Switch Tree Complexity and Stage Scaling:**:* Each of the 16 active waveguides ($WG_1 \ldots WG_{16}$) connects to an independent 4-stage binary switch tree ($\log_2 16 = 4$ stages). Stage $s \in \{0, 1, 2, 3\}$ contains 2^s switches. The switch count per active input tree is:

$$N_{\text{tree}} = \sum_{s=0}^{3} 2^s = 1 + 2 + 4 + 8 = 15 \text{ switches} \tag{50}$$

Across all 16 active input trees, the multiplier core requires:

$$N_{\text{switch,single}} = 16 \times 15 = \mathbf{240} \text{ switches} \tag{51}$$

The zero channel (WG_0) requires no dynamic switching elements (gated directly to APD_0). With an optical path depth of only **4** stages, the optical fabric insertion loss is restricted to $1.61\,\text{dB}$ and optical routing time-of-flight to just $1.33\,\text{ps}$.

*4) **Tree Crosstalk Suppression and Physical Isolation**:* In dense optical meshes, waveguide crossings and multi-path loops introduce coherent crosstalk. In the Asymmetric 16-Tree Fermat Core, optical propagation is strictly unidirectional and acyclic: light injected into any active waveguide traverses a dedicated binary expansion tree where inactive branches are decoupled via non-volatile Sb_2S_3 crystalline switching ($\Delta n = 0.60$, extinction ratio $> 25\,\text{dB}$). Measured signal-to-crosstalk ratio (SCR) reaches $18.96\,\text{dB}$ worst-case and $52.16\,\text{dB}$ mean, completely preventing false optical threshold detections at the APD receiver array.

*5) **Routing Loss Scaling Across Deployment Tiers**:* Each 16-Tree routing stage introduces a nominal insertion loss of $0.2627\,\text{dB}$ (measured 3D FDTD). Across 4 stages:

$$L_{\text{switch,4stg}} = 4 \times 0.2627\,\text{dB} \approx 1.05\,\text{dB} \tag{52}$$

Including internal MMI splitters and crossing excess penalties, total fabric loss is $1.61\,\text{dB}$.

*6) **Architectural Properties of 16-Tree Fermat Routing**:* The Asymmetric 16-Tree Fermat Core achieves remarkable scaling characteristics:

1) **Monolithic Lithographic Feasibility:** Requires only 240 switches per multiplier, scaling from 3.93M in the 16-tile Model 1A prototype ($16,384$ multipliers) and 7.86M in the 32-tile Mini deployment ($32,768$ multipliers) up to 125.8M in Datacenter, well within single-reticle 3D manufacturing limits.
2) **High Optical Headroom:** Achieves an ultra-low fabric loss of $1.61\,\text{dB}$, preserving a robust $+6.142\,\text{dB}$ optical link margin without in-line amplification.
3) **Picosecond Core Latency:** Restricts optical time-of-flight across the switch fabric to $1.33\,\text{ps}$, enabling sub-100 ps single-computation latency.
4) **Algebraic Completeness:** Maps $\mathbb{Z}_{17}$ with 100% state space efficiency ($289/289$ states) and enables division-free Radix-16 $\mathbb{Z}_{257}$ modular reduction.

D. High-Power Passive Fan-Out and Avalanche Photodetection

After eliminating analog accumulation and static routing power through One-Hot spatial encoding and non-volatile PCM switching, the next dominant scaling constraint becomes optical propagation loss. Across multi-millimeter silicon photonic distribution trees and high-radix splitters, optical power attenuates significantly. Without rigorous link budget engineering and adequate initial launch power, the signal intensity can decay below reliable detection thresholds at the photodetectors.

As established in Section II-E, in-line optical amplifiers (SOAs) accumulate spontaneous emission noise ($\sigma^2_{\text{ASE}} \propto Gn_{\text{sp}}B$) that destroys exact residue recoverability, while drawing unmanageable electrical power ($> 30\,\text{kW}$). JANUS structurally eliminates all intermediate optical gain elements, closing the optical link through high launch power passive fan-out and high-sensitivity avalanche photodetection.

TABLE III
COMPARATIVE EVALUATION OF INTEGRATED OPTICAL ROUTING ARCHITECTURES

Architecture / Topology	**Switches/Mult**	**Stages (S)**	**Loss (dB)**	**Latency (ps)**	**Static Hold Power**	**State Efficiency**
Full Crossbar (256×256)	65,536	256	> 75.0	> 2500	Continuous Bias	56.2%
Dilated Spanke–Beneš (256×256)	130,560	512	> 120.0	> 5000	Continuous Bias	56.2%
Path-Independent (PILOSS, 256×256)	32,640	256	> 50.0	> 2000	Continuous Bias	56.2%
Multi-Stage Beneš Mesh (256×256)	1,920	15	7.50	750	Continuous Bias	56.2%
Asymmetric 16-Tree Fermat Core (Ours)	**240**	**4**	**1.61**	**1.33**	**0.00** W (PCM)	**100**% ($\mathbb{Z}_{17}/\mathbb{Z}_{257}$)

TABLE IV
ROUTING LOSS AND SWITCH COMPLEXITY ACROSS JANUS DEPLOYMENT TIERS

Metric	**Mini (32 Tiles)**	**Edge (32 Tiles)**	**Datacenter (32 Tiles)**
Active Tiles	32	32	32
Intra-Tile Multipliers	32×32	64×64	128×128
Total Multipliers	32,768	131,072	524,288
16-Tree Stages (S)	4	4	4
Total Switches (16-Tree Core)	**7,864,320**	**31,457,280**	**125,829,120**
Total Routing Loss	**1.61** dB	**1.61** dB	**1.61** dB
Static Hold Power	**0.00** W	**0.00** W	**0.00** W
Thermal Stability	Bounded Passive	Bounded Passive	Bounded Passive

*1) **Wavelength Selection: 1064 nm Yb-Fiber vs. 1550 nm Erbium**:* Surviving high passive fan-out losses without intermediate amplification requires multi-watt launch powers. At the conventional telecommunications wavelength of 1550 nm, Erbium-doped fiber amplifiers (EDFAs) exhibit a fundamental quantum defect efficiency limit dictated by the pump-to-signal photon energy ratio:

$$\eta_{QD,Er} = \frac{\lambda_{pump}}{\lambda_{signal}} = \frac{976nm}{1550nm} \approx 62.9\% \tag{53}$$

Thus, generating 100 W of continuous-wave optical power at 1550 nm requires dissipating over 60 W of pure quantum-defect heat directly within the doped core, inducing severe thermal lensing, mode instability, and optical damage.

In contrast, operating at 1064 nm using Ytterbium-doped large-core fiber lasers pumped at 976 nm dramatically compresses the quantum defect:

$$\eta_{QD,Yb} = \frac{\lambda_{pump}}{\lambda_{signal}} = \frac{976nm}{1064nm} \approx 91.7\% \tag{54}$$

yielding an intrinsic quantum defect of only 8.3%. Combined with near-unity quantum yield and advanced thermal dissipation architectures, modern Yb-doped fiber lasers achieve wall-plug efficiencies (WPE) exceeding 75% and deliver continuous-wave optical powers well above 100 W with negligible thermal degradation [4].

Because both silicon nitride (Si_3N_4) passive routing waveguides and lithium tantalate ($LiTaO_3$) electro-optic Pockels micro-ring routers exhibit broad transparency and sub-0.1 dB/cm propagation loss at 1064 nm, shifting the carrier wavelength from 1550 nm to 1064 nm enables high optical launch power (up to 100 W / +50 dBm) while preserving strict single-mode optical confinement and eliminating the thermal ceilings of C-band sources.

*2) **Passive Splitting Budget and Link Margin**:* To distribute the master 1064 nm carrier across the computational mesh, JANUS utilizes a passive $1 : 2^{18}$ splitting tree formed from 18 cascaded 1 : 2 multimode interference (MMI) splitters (N = 262,144 output branches). The ideal passive splitting loss is:

$$L_{split,ideal} = 10log_{10}(2^{18}) \approx 54.19 \text{ dB}. \tag{55}$$

Incorporating excess optical path losses: under the 4-stage Asymmetric 16-Tree Fermat Core, optical routing attenuation is restricted to just 1.61 dB (4×0.2627 dB + crossings). Combining this with MMI excess splitting loss (≈ 5.40 dB) and propagation penalties (1.50 dB), total excess path loss is bounded to $L_{\text{excess}} = 5.40\,\text{dB} + 1.61\,\text{dB} + 1.50\,\text{dB} = 8.51\,\text{dB}$. The end-to-end optical distribution loss is therefore:

$$L_{\text{total}} = L_{\text{split,ideal}} + L_{\text{excess}} = 54.19\,\text{dB} + 8.51\,\text{dB} = 62.70\,\text{dB}. \tag{56}$$

With a master Yb-fiber laser delivering $P_{\text{laser}} = 100\,\text{W}$ (+50.0 dBm) optical launch power, the delivered signal power at each terminal detector branch reaches $P_{\text{det}} = -12.70\,\text{dBm}$ (or $-16.90\,\text{dBm}$ at reduced laser launch in the 16-tile Model 1A monolithic planar processor), providing an abundant power margin over the APD receiver sensitivity threshold.

*3) **Ge/Si** SAC^2M **Avalanche Photodetection**:* To achieve reliable binary One-Hot discrimination across delivered optical power levels from $-12.70\,\text{dBm}$ (100 W carrier) down to $-16.90\,\text{dBm}$ (Model 1A sign-off corner) and $-18.59\,\text{dBm}$ (extreme degradation boundary) across a 100 GHz clock rate (within the device's inherent 105 GHz receiver bandwidth) without preamplification, JANUS replaces conventional PIN photodetectors with high-speed Separate-Absorption-Charge-Cliff-Multiplication (SAC^2M) Ge/Si avalanche photodetectors [5].

By confining impact ionisation to a thin silicon multiplication cliff layer separated from the germanium absorption region, these devices achieve internal avalanche gain $M = 7$ with an effective impact ionisation ratio $k \approx 0.06$. This yields a gain-bandwidth product of 441 GHz and an exceptionally low McIntyre excess noise factor:

$$F(M) = M\left[1 - (1-k)\left(\frac{M-1}{M}\right)^2\right] \approx 2.0 \tag{57}$$

Paired with a receiverless 5 fF charge-integration front end and a StrongARM regenerative latch, the receiver incorporates an electro-optic Injection-Locked Oscillator (ILO) comb-referenced clock that reduces pulse timing jitter to 50 fs rms. The receiver sensitivity for a target bit error rate of $\leq 10^{-36}$ is derived from the integrate-and-dump Q-factor ($Q \approx 12.72$, with $\sigma_{\mathrm{TIA}} = 1.8\,\mu\mathrm{A}$, $M = 7$, and responsivity $R \approx 0.8\,\mathrm{A/W}$):

$$P_{\mathrm{sens}} = \frac{Q \cdot \sigma_{\mathrm{TIA}}}{M \cdot R} = \frac{9.38 \times 1.8 \times 10^{-6}}{7 \times 0.8} \approx 3.02\,\mu\mathrm{W} = -25.20\,\mathrm{dBm} \tag{58}$$

Adding a conservative 2.0 dB implementation margin for excess noise, coupling loss, and APD gain non-uniformity yields the practical binary detection sensitivity:

$$P_{\mathrm{sens,practical}} \approx -23.20\,\mathrm{dBm} \approx 4.79\,\mu\mathrm{W}. \tag{59}$$

Consequently, under the master 100 W Yb-fiber carrier ($P_{\mathrm{det}} = -12.70\,\mathrm{dBm}$), the system establishes an abundant $+10.50\,\mathrm{dB}$ link margin over practical sensitivity ($P_{\mathrm{sens,practical}} = -23.20\,\mathrm{dBm}$). In the compact 2.21 W Model 1A processor, nominal delivered power ($P_{\mathrm{det}} = -14.63\,\mathrm{dBm}$) provides $+8.41\,\mathrm{dB}$ margin (and $+6.142\,\mathrm{dB}$ under the conservative $-16.90\,\mathrm{dBm}$ sign-off corner). Even under the extreme unpassivated degradation corner of $-18.59\,\mathrm{dBm}$, the architecture preserves a robust $+4.61\,\mathrm{dB}$ link margin (a $> 2.88\times$ power safety factor over the 10^{-18} BER threshold):

$$\begin{aligned}
\mathrm{Margin}_{100\mathrm{W}} &= (-12.70\,\mathrm{dBm}) - (-23.20\,\mathrm{dBm}) = +10.50\,\mathrm{dB},\\
\mathrm{Margin}_{\mathrm{Model\,1A}} &= (-16.90\,\mathrm{dBm}) - (-23.04\,\mathrm{dBm}) = +6.142\,\mathrm{dB},\\
\mathrm{Margin}_{\mathrm{corner}} &= (-18.59\,\mathrm{dBm}) - (-23.20\,\mathrm{dBm}) = +4.61\,\mathrm{dB}.
\end{aligned} \tag{60}$$

*4) **Architectural Consequences**:* Replacing active in-line amplification with passive high-power fan-out and APD detection yields four critical architectural advantages:

- Elimination of Active Phase-Locking: Because no intermediate pump waves or four-wave mixing processes occur within the routing fabric, all requirements for active phase distribution and sub-micrometer path-length matching are eliminated.
- Structural Absence of ASE Noise: Without optical gain elements in the datapath, spontaneous emission noise is completely absent ($\sigma^2{}_{ASE}$ = 0). Link noise is strictly bounded by the deterministic thermal and shot noise floors of the receiver TIA and APD.
- Reduced 3D Stacking Complexity: Removing active amplifier pump routing layers and associated waveguide tapers simplifies the interlayer optical coupling stack, reducing fabrication risk and removing vertical thermal barriers.
- Deterministic Link Budget: System reliability becomes a direct function of master laser launch power and APD quantum efficiency, both of which operate well within demonstrated experimental envelopes.

E. *Single-Wavelength Coherent Spatial Fanout*

After eliminating analog precision collapse, routing thermodynamics, and amplifier noise accumulation, the next major scaling contradiction emerges from wavelength-domain multiplexing. Many photonic accelerators attempt to increase computational density through Dense Wavelength-Division Multiplexing (DWDM), where multiple optical carrier frequencies simultaneously propagate through shared waveguides [29], [38].

While spectrally multiplexed systems improve theoretical bandwidth density, they become increasingly unstable at large optical powers due to nonlinear inter-channel interactions. JANUS therefore abandons multi-wavelength scaling entirely and instead adopts a single-wavelength coherent spatial fanout architecture.

As detailed in Section II-D, dense wavelength multiplexing (DWDM) introduces severe inter-channel four-wave mixing ($\omega_{\mathrm{FWM}} = \omega_1 + \omega_2 - \omega_3$) and cross-phase modulation that scale superlinearly with optical power density ($\sigma^2_{\mathrm{NL}} \propto \gamma^2 P^3 L^2_{\mathrm{eff}}/A_{\mathrm{eff}}$). JANUS eliminates inter-channel nonlinear spectral interactions by operating on exactly one optical carrier wavelength ($\lambda_0 = 1064\,\mathrm{nm}, N_\lambda = 1$), scaling computational bandwidth exclusively through spatial waveguides.

*1) **Single-Wavelength Reformulation**:* JANUS resolves this contradiction by eliminating multi-wavelength interaction entirely. Instead of scaling through spectral multiplexing, JANUS scales spatially. The architecture operates using exactly one optical carrier frequency:

$$N_\lambda = 1 \tag{61}$$

Thus, the optical field reduces to:

$$E(t) = Ae^{j\omega t} \tag{62}$$

Without multiple carrier frequencies, the conditions required for dominant inter-channel Four-Wave Mixing are substantially suppressed:

$$\omega_1 = \omega_2 = \omega_3 \tag{63}$$

Therefore:

$$\omega_{\mathrm{FWM}} = \omega \tag{64}$$

and no parasitic inter-channel spectral components emerge.

Similarly, inter-channel Cross-Phase Modulation is substantially reduced because no independent wavelength channels exist to modulate one another. Thus, JANUS suppresses dominant nonlinear inter-channel interference architecturally rather than algorithmically. The resulting system obeys:

$$P_{ghost} \to 0 \tag{65}$$

under ideal operation.

*2) **Active Single-Wave Injection**:* Because JANUS uses only a single optical carrier, the optical source can be coupled efficiently into the computation fabric. Rather than passive splitting into all candidate channels simultaneously, JANUS employs an active 1×17 electro-optic router at each multiplier input (or a 4-stage binary selector addressing the 16 active waveguides, with the zero channel handled directly). Each electro-optic router is fabricated in lithium tantalate ($LiTaO_3$), exploiting the linear Pockels electro-optic effect rather than carrier injection or thermo-optic tuning.

Pockels-effect switching stores energy capacitively and discharges it fully each cycle, yielding an effective dynamic energy of $E_{\text{router,eff}} \approx 156.2\,\text{aJ}$ per multiplier injection at 100 GHz (incorporating CMOS driver parasitics). For the Datacenter configuration (524,288 active input routers across 32 tiles), the total router dynamic power is:

$$\begin{aligned} P_{\text{router}} &= N_{\text{mult}} \times E_{\text{router,eff}} \times f_{\text{clk}} \\ &= 524{,}288 \times 156.2 \times 10^{-18} \times 100 \times 10^{9} \approx 8.19\ \text{W} \end{aligned} \tag{66}$$

consistent with Table VII.

In spatial one-hot encoding, input operands are translated directly into spatial channel selection. By employing active electro-optic routing at each multiplier input, the optical carrier is injected exclusively into the designated waveguide, preserving optical link margin and avoiding the energy overhead associated with passive broadcast-and-attenuate schemes.

The signal laser (external to the chip) is a high-power 1064 nm continuous-wave (CW) Ytterbium-doped fiber laser source delivering Plaser = 100 W optical output power with a wall-plug efficiency (WPE) exceeding 75% [4], corresponding to an electrical power draw of ≈ 133 W (Table VII).

Because intermediate optical amplification layers are removed from the optical datapath, no dedicated per-tile optical pump lasers are required during inference.

*a) **High-Power Passive Fan-Out Tree:**:* To distribute the master 1064 nm carrier across the computational mesh without intermediate optical amplification, JANUS employs a passive $1:2^{18}$ optical splitting tree composed of 18 cascaded $1:2$ MMI splitter stages (N = 2^{18} = 262,144 output ports). The ideal passive splitting loss across 2^{18} branches is:

$$L_{split,ideal} = 10log_{10}(2^{18}) = 18 \times 3.0103 \approx 54.19dB. \tag{67}$$

Incorporating excess optical path losses: under the 4-stage Asymmetric 16-Tree Fermat Core, routing loss is limited to 1.61 dB, establishing a total excess loss of $L_{\text{excess}} = 8.51\,\text{dB}$ (including MMI excess loss of 5.40 dB and propagation penalties of 1.50 dB) and total path attenuation of:

$$L_{\text{total}} = 54.19\,\text{dB} + 8.51\,\text{dB} = 62.70\,\text{dB}. \tag{68}$$

At $P_{\text{laser}} = 100\,\text{W}$ (+50.0 dBm) launch power, each terminal receiver branch receives $P_{\text{branch}} = -12.70\,\text{dBm}$, guaranteeing a positive detection margin ($+6.142\,\text{dB}$ to $+10.50\,\text{dB}$) over the Ge/Si APD practical sensitivity limit ($P_{\text{sens,practical}} \approx -23.20\,\text{dBm}$).

*b) **Fan-Out Architecture Reconciliation Note:**:* We note that the $1:2^{18}$ (262,144-port) passive splitting tree describes the primary optical carrier distribution from a single master laser, whereas the full Datacenter tile architecture specifies 32 tiles × 16,384 multipliers × 17 waveguides = 8,912,896 total detector ports (524,288 active per cycle). These two descriptions address different points within the hierarchical optical distribution network; formal reconciliation mapping each of the 262,144 passive carrier outputs to the active 1×17 $LiTaO_3$ electro-optic input routers across tiles remains open engineering work, as discussed in Section V-D. Because active single-wave injection routes only a single One-Hot channel per multiplier, no power is wasted on dark channels. Importantly, all signal channels remain phase coherent because they originate from the same master carrier.

Thus:

$$\Delta\phi_{\text{source}} \approx 0 \tag{69}$$

across fanout branches. This substantially simplifies global synchronization and phase management.

TABLE V
SINGLE-WAVELENGTH ACTIVE SIGNAL INJECTION SCALING ACROSS JANUS CONFIGURATIONS

Metric	Mini	Edge	Datacenter
Active Injection Loss	≈ 0 dB	≈ 0 dB	≈ 0 dB
Carrier Frequencies	1	1	1
Inter-Channel FWM	Suppressed	Suppressed	Suppressed
Inter-Channel XPM	Suppressed	Suppressed	Suppressed
Phase Coherence	Maintained	Maintained	Maintained

*3) **Spatial Scaling Instead of Spectral Scaling**:* Conventional photonic systems attempt to increase throughput by increasing spectral density:

$$\mathrm{T} \propto \mathrm{N}_{\lambda}$$

However, JANUS instead scales throughput spatially:

$$\mathrm{T} \propto \mathrm{N}_{spatial}$$

This distinction is fundamental. Spectral scaling introduces nonlinear interaction between channels. Spatial scaling preserves channel independence because each computation occupies a physically distinct waveguide path.

Therefore:

$$\frac{\partial C_i}{\partial C_j} \approx 0 \forall i \neq j \tag{70}$$

where: C_i represents computational state of spatial channel i. This independence is critical for maintaining exact One-Hot arithmetic integrity.

*4) **Optical Entropy Isolation**:* An important consequence of single-wavelength operation is entropy localization. In multi-wavelength systems, nonlinear mixing causes entropy generated within one channel to propagate into neighboring channels. JANUS substantially reduces this propagation because all channels share identical carrier frequency and remain spatially separated.

Thus:

$$\mathcal{E}_{i\to j} \to 0 \tag{71}$$

where: $\mathcal{E}_{i\to j}$ represents inter-channel entropy transfer.

This property is especially important for exact residue arithmetic, where even weak cross-channel corruption can invalidate CRT reconstruction.

*5) **Architectural Consequences**:* The transition from spectral multiplexing to single-wavelength spatial fanout fundamentally changes the scaling behavior of photonic computation.

1) Dominant nonlinear inter-channel interference mechanisms are substantially suppressed.
2) Coherent synchronization complexity collapses because all channels originate from a common optical source.
3) Throughput scaling becomes spatial rather than spectral.
4) Entropy propagation between channels is structurally suppressed.
5) The optical system remains within bounded non-linear operating conditions regardless of routing scale.

Thus, JANUS does not attempt to mitigate nonlinear wavelength interference. It structurally suppresses the dominant spectral interaction mechanism.

F. Spatial Residue Reconstruction and CRT Fault Visibility

After eliminating analog precision collapse, routing thermodynamics, amplifier noise accumulation, and spectral nonlinearities, the remaining challenge becomes large-integer precision recovery. Exact arithmetic systems require reconstruction of high-precision results from physically distributed low-precision optical computations. Conventional architectures attempt this reconstruction through wide binary arithmetic pipelines, which remain vulnerable to silent numerical corruption under transient faults.

JANUS instead performs precision scaling through spatial Residue Number System (RNS) decomposition combined with deterministic Chinese Remainder Theorem (CRT) reconstruction. This architecture produces a structurally important detection property: **Residue perturbations produce discontinuous, out-of-range projections under CRT reconstruction rather than subtle silent corruptions.**

*1) **Spatial Residue Decomposition**:* Rather than executing wide-word arithmetic monolithically, JANUS decomposes computation into multiple independent residue domains.

For modulus set:

$$\mathcal{M} = \{m_1, m_2, \ldots, m_k\} \tag{72}$$

a large integer X is represented as:

$$X \to (x_1, x_2, \ldots, x_k) \tag{73}$$

where:

$$x_i = X \mod m_i \tag{74}$$

Each residue channel operates independently within a physically isolated optical tile.

The total representable dynamic range becomes:

$$M = \prod_{i=1}^{k} m_i \approx 2^{8k} \tag{75}$$

Thus, large integer precision emerges from distributed modular composition rather than monolithic analog accumulation. Physically, each optical tile implements a modular residue channel across the 17 spatial waveguides (WG_0 zero bypass + $WG_1 \ldots WG_{16}$ active states) of the Asymmetric 16-Tree Fermat Core, supporting modular bases $m_i \leq 257$ (e.g., $m_i \leq 256$ in standard 8-bit residue decomposition).

Therefore:

$$x_i \in [0, m_i - 1] \subseteq [0, 255] \tag{76}$$

within every local residue domain. When operating in isolated single-tile mode ($k = 1$), a tile directly computes exact 4-bit $\times$ 4-bit multiplications ($P = 4$, yielding an 8-bit product $Z \leq 225 < 256$). To support wide operands ($P \geq 8$), wide integers are decomposed across $k = \lceil \frac{2P}{8} \rceil = \lceil \frac{P}{4} \rceil$ independent 8-bit residue tiles in parallel.

This bounded modular property prevents analog precision degradation inside individual optical pathways.

Signed Integer Handling: The RNS decomposition above operates on unsigned integers. To accommodate signed operands, JANUS applies a bias offset of 2^{P-1} before residue encoding, where P is the native operand bit-width:

$$x' = x + 2^{P-1} \tag{77}$$

This maps the signed range [-2^{P-1}, 2^{P-1} - 1] bijectively onto the unsigned residue domain [0, 2^{P-1}], allowing the same optical routing fabric to handle both signed and unsigned operands without hardware modification. The CMOS CRT backend subtracts the accumulated bias from the reconstructed result before returning the final signed output.

*2) **Chinese Remainder Reconstruction**:* After optical computation completes, the CMOS backend reconstructs the global result using the Chinese Remainder Theorem [9] [10] [11].

For pairwise co-prime moduli:

$$gcd(m_i, m_j) = 1 \forall i \neq j \tag{78}$$

the unique reconstructed integer becomes:

$$X = \sum_{i=1}^{k} x_i M_i N_i \bmod M, \quad M_i = \frac{M}{m_i}, \quad N_i = M_i^{-1} \bmod m_i. \tag{79}$$

This reconstruction occurs entirely within CMOS logic after optical routing completes. Importantly, optical hardware never performs high-precision analog accumulation.

Instead: **Photonics $\to$ Bounded Modular Routing**

while: **CMOS $\to$ Exact Integer Reconstruction**

Thus, exact arithmetic emerges through cooperation between bounded optical transport and deterministic digital verification.

*3) **Failure of Graceful Degradation**:* Conventional approximate architectures tolerate transient arithmetic errors through graceful degradation. Under such systems:

$$X \to X + \epsilon \tag{80}$$

where: ϵ is a small perturbation.

This behavior is dangerous for exact computation because errors remain numerically plausible. Thermal noise, radiation events, timing faults, or analog drift may therefore silently propagate corrupted results into higher-level computation.

The resulting system exhibits

Silent epistemic corruption

where incorrect outputs remain computationally believable. Such behavior is unacceptable for deterministic exact arithmetic.

*4) **CRT Fault Visibility**:* JANUS substantially suppresses graceful degradation through CRT sensitivity [11], [39], [40].

Suppose residue channel j experiences a transient perturbation ($x_j \to x_j + \delta$). The reconstructed result becomes $X' = (X + \delta M_j N_j) \bmod M$. Because $M_j = M/m_j \gg 1$, the deviation scales proportionally with the global dynamic range:

$$|X' - X| \propto M_j \gg |\delta|. \tag{81}$$

Reconstruction error does not degrade linearly — it amplifies combinatorially across the global integer space:

Small Local Residue Fault → Discontinuous Global CRT Inconsistency

The CMOS backend therefore detects highly anomalous arithmetic states with high probability. Instead of silently returning an incorrect value, the architecture invalidates the operation when CRT consistency checks fail.

*5) **Error Detectability Bounds**:* The detectability condition emerges from CRT inconsistency. For valid reconstruction:

$$X \mod m_i = x_i \tag{82}$$

Any corrupted residue produces inconsistency:

$$X' \mod m_j \neq x_j \tag{83}$$

Thus, the CMOS backend performs deterministic consistency verification during reconstruction.

The probability of undetected residue corruption becomes: $P_{\text{undetected}} \to 0$ under bounded fault assumptions.

Importantly, fault visibility improves with increasing CRT dynamic range. Therefore, larger systems become: **more fault visible rather than less.**

This behavior fundamentally differs from conventional analog systems, where increasing scale typically reduces observability.

*6) **Spatial Fault Isolation**:* Because each residue tile operates independently, fault propagation remains spatially localized before reconstruction.

A thermal spike, fabrication defect, or transient radiation event affects only one residue channel:

$$\Delta x_i \neq \Delta x_j (i \neq j) \tag{84}$$

Thus, no analog carry-chain propagation exists between tiles. This isolation substantially improves diagnosability and operational stability. Instead of diffuse analog corruption across the entire computational fabric, JANUS produces sharply localized detectable failure domains.

*7) **Precision Scaling Through Physical Parallelism**:* Conventional binary arithmetic increases precision temporally through carry propagation and wide-word accumulation. JANUS instead scales precision spatially. Additional precision requires additional residue channels:

$$P_{precision} \propto N_{tiles} \tag{85}$$

Thus, computational precision scales through physical parallelism rather than analog signal fidelity. This distinction is fundamental. Conventional systems require exponentially increasing analog precision to scale arithmetic width. JANUS maintains bounded local precision while expanding global dynamic range through distributed modular composition.

*8) **Hybrid Partitioning and 3-Equation 64-Bit Decomposition**:* Scaling spatial RNS to wide 64-bit integer operands (INT64) presents a fundamental dynamic range challenge if executed via a monolithic optical basis. A native 64-bit multiplication (2^{128} states) exceeds the dynamic range of a standard 16-tile optical cluster.

To make exact 64-bit RNS computation physically viable without precision collapse, JANUS enforces a strict architectural dichotomy known as Hybrid Partitioning:

> **Optics exclusively performs 1×1 element-wise modular multiplication. All wide-word accumulation (addition) occurs strictly in digital CMOS after binary StrongARM latch detection.**

Because optics is restricted to multiplication, each active waveguide conveys a single bounded modular product. High-speed StrongARM regenerative latches resolve binary waveguide states directly (zero ADCs), passing registered residues into 160-bit binary carry-save accumulators and the Dual-LUT Cross-Term Engine to sum wide GEMM arrays.

*a) **Dual-LUT Cross-Term Engine & 3-Equation Decomposition:**:* Instead of scaling optical tile counts, JANUS partitions 64-bit operands into 32-bit halves (X_H, X_L and Y_H, Y_L) and computes three distinct equations:

1) **Equation 1 ($X_L \cdot Y_L$):** Computed fully optically in **Cluster 1** (8 tiles).
2) **Equation 2 ($X_H \cdot Y_H$):** Computed fully optically in **Cluster 2** (8 tiles).
3) **Equation 3 ($X_L Y_H + X_H Y_L$):** Evaluated via the **Dual-LUT Cross-Term Engine**—using localized CMOS SRAM Lookup Tables (LUTs) that decompose the 4-variable modular cross-term into parallel 16-bit lookups, achieving a $31,250\times$ memory reduction (36 GB naive memory compressed to 1.152 MB raw / 1.5 MB physical on-chip SRAM).

*b) **Moduli Set Verification & Formal Z3 Bounds:**:* The 8-modulus optical PRNS set allocated for Equation 1 and Equation 2 consists of $m_i \in \{255, 253, 251, 247, 241, 239, 233, 229\}$. Formal Z3 theorem proving verifies that this set yields a total dynamic range of:

$$M_8 \approx 5.68 \times 10^{19} \tag{86}$$

The 32-bit halves ($X_H \cdot Y_H$) have a maximum product of $2^{62} \approx 4.61 \times 10^{18}$. Because M_8 strictly encapsulates the sub-products ($5.68 \times 10^{19} > 4.61 \times 10^{18}$), the system guarantees zero matrix overflow. The 9th modulus (227) is evaluated entirely within the CMOS Dual-LUT engine, reserving optical routing exclusively for direct sub-products.

*9) **Architectural Consequences**:* Spatial CRT reconstruction fundamentally changes the fault semantics of large-scale photonic arithmetic.

- First, exact arithmetic emerges from bounded local residue computation rather than unstable global analog accumulation.
- Second, computational precision scales spatially rather than temporally.
- Third, local residue faults become globally detectable and unambiguously identifiable through CRT inconsistency amplification.
- Fourth, silent numerical corruption is structurally suppressed.
- Finally, the architecture structurally prevents the generation of numerically plausible incorrect outputs.

JIR-Predictive RRNS Redundancy and Throughput Trade-Off:

The baseline throughput figures assume all k tiles are allocated to compute. The JIR (JANUS Interface Representator) is the central tile-management controller responsible for packet routing, tile allocation, power monitoring, and thermal trend tracking. When the JIR observes a rising thermal trend on a tile — rather than waiting for a fault to manifest — it proactively reallocates one compute tile per RRNS parity channel ahead of the predicted fault threshold. This predictive engagement means RRNS is activated on thermal trajectory, not on residue inconsistency after the fact. For the Datacenter INT4 configuration (32 tiles, k = 1):

- 0 RRNS pairs: 32 compute engines → 44,564.5 TMAC/s (baseline; all tiles nominal)
- 1 RRNS pair: 31 compute engines → 43,171.8 TMAC/s (-3.1%; one tile thermally elevated)
- 4 RRNS pairs: 28 compute engines → 38,993.9 TMAC/s (-12.5%; four tiles under thermal watch)

This trade-off is deterministic, controllable, and bounded. Full-throughput operation is the default; RRNS redundancy is engaged only when the JIR predicts elevated thermal risk from sensor trends, restoring compute tiles to normal allocation once temperature stabilizes within the safe operating band.

JANUS does not merely improve fault tolerance — it substantially increases fault visibility by amplifying residue inconsistency through CRT reconstruction, converting small local faults into globally detectable arithmetic anomalies. The JIR further elevates system reliability by engaging RRNS protection on thermal prediction rather than reacting to errors after they occur.

G. 3D Z-Axis Integration and Thermal Decoupling

After resolving analog precision instability, routing thermodynamics, optical attenuation, spectral nonlinearities, and arithmetic fault visibility, the final dominant scaling constraint becomes three-dimensional thermal interaction.

Large-scale photonic systems cannot sustain stable operation if CMOS logic, optical routing strata, memory structures, and detector arrays share a common planar thermal environment.

Even moderate lateral heat diffusion perturbs silicon refractive index, destabilizes optical phase alignment, and introduces global routing drift.

JANUS therefore adopts a vertically partitioned 3D Z-axis stack that thermally decouples the optical computation layer from the dominant heat sources of the system [41], [42].

As derived in Section II-F, lateral thermal diffusion in planar architectures entangles CMOS digital switching with temperature-sensitive photonic phase stability ($dn/dT \approx 1.86 \times 10^{-4}\,\mathrm{K}^{-1}$). JANUS structurally decouples these planes through a vertically partitioned 3D Z-axis stack:

*1) **Vertically Partitioned Z-Axis Stack & Full Package Height**:* JANUS resolves planar thermal coupling through strict vertical thermal partitioning. The architecture is organized into a nested structure: a bare-die active stack enveloped by a macro-scale thermal and EMI package. The active bare-die layer stacks the following functional planes:

CMOS → SiO_2 → SiPh strata → Detectors

Each layer performs a physically isolated functional role [43], [44]. The CMOS substrate (50 μm) executes digital reconstruction and verification. Above it resides the Silicon Dioxide (SiO_2) thermal buffer layer (100 μm). Each silicon photonic routing stratum occupies 30 μm; the number of strata varies by configuration (Mini: 3 strata, Edge: 4 strata, Datacenter: 5 strata). Detector arrays (2 × 5 μm = 10 μm interleaved two-layer block) reside above the photonic layer.

The resulting per-tier active stack heights are:

- Mini (3 SiPh strata): 50 + 100 + 3× 30 + 10 = 250 μm
- Edge (4 SiPh strata): 50 + 100 + 4× 30 + 10 = 280 μm
- Datacenter (5 SiPh strata): 50 + 100 + 5 × 30 + 10 = 310 μm

*a) **Macro-Package and Heat Spreader Height:**:* The active die does not represent the final physical system height. Because the architecture relies on directional upward heat extraction, the active die is mechanically bonded to a dual-stage macro-package:

- Heat Spreader 1 (HS1): A 30 μm dense copper-pillar Micro-Matrix layer sitting directly above the detector layer.
- Spreader Gap: A 50 μm spacing containing the ultra-high-density (950,000 mm^{-2}) Cu–Cu pillar array and structural air/vacuum gaps.
- Heat Spreader 2 (HS2): The final 250 μm external convective slim-lid heat sink.

The macro-package adds 30 + 50 + 250 = 330 μm to the active stack. Thus, the total packaged heights per tier are:

$$\begin{aligned} T_{package,Mini} &= 250 + 330 = 580\mu\text{m} \approx 0.58mm \\ T_{package,Edge} &= 280 + 330 = 610\mu\text{m} \approx 0.61mm \\ T_{package,Datacenter} &= 310 + 330 = 640\mu\text{m} \approx 0.64mm \end{aligned} \tag{87}$$

This sub-millimeter Z-axis form factor enables direct adjacent-die stacking with HBM memory (typical HBM stack height: 720 μm), which is compatible with the 0.64 mm Datacenter package height.

*b) **Internal SiPh Sub-Layer Partitioning:**:* The SiPh routing layer is implemented as a multi-stratum vertical stack to satisfy reticle-limit constraints. The total switch fabric for the Datacenter configuration comprises $125,829,120$ PCM switches (240 switches per multiplier across $524,288$ multipliers). Assuming a compact PCM switch footprint of $1.25\,\mu\text{m}^2$, the net active switch area occupies approximately $157.3\,\text{mm}^2$ in Datacenter (and only $4.92\,\text{mm}^2$ in Mini).

By partitioning the fabric into vertical sub-layers, the effective footprint per stratum remains comfortably within standard lithographic reticle limits ($26 \times 33\,\text{mm} = 858\,\text{mm}^2$). Adjacent sub-layers are optically coupled via vertical interlayer grating couplers and thermally isolated by thin SiO_2 spacer layers ($\sim$ 2 μm each). This vertical staging ensures the routing fabric remains within a manufacturable single-reticle window, avoiding multi-die stitching that would compromise the optical path-length uniformity required for exact One-Hot arithmetic.

The physical footprint per configuration (accounting for routing waveguides, MMI fan-out, APD receivers, pads, and edge-exclusion overhead) is derived as follows:

- Mini (1–2 strata, 3.93–7.86 M switches across 16–32 tiles): $\approx$ 25–40 mm^2
- Edge (2–3 strata, ≈ 15.73 M switches): $\approx$ 60–80 mm^2
- Datacenter (3–4 strata, $\approx$ 125.83 M switches): $\approx$ 200–300 mm^2

These dimensions ensure that the entire photonic compute fabric occupies a single-reticle footprint, facilitating thermal and mechanical uniformity across the entire Z-axis stack. The SiO2 thermal buffer occupies:

$$T_{SiO_2} = 100\mu\text{m} \tag{88}$$

*2) **Thermal Isolation Through Vertical Heat Routing:**:* The key architectural principle is directional thermal extraction: CMOS-generated heat preferentially propagates downward toward heat spreaders ($q_{\text{CMOS}} \downarrow$) while photonic programming and detector heat propagate upward ($q_{\text{photonic}} \uparrow$). The intermediate SiO_2 layer acts as a thermal barrier suppressing cross-plane heat leakage, ensuring $\partial T_{\text{SiPh}}/\partial T_{\text{CMOS}} \to 0$ and maintaining $T_{\text{SiPh}} < T_{\text{critical}}$ under steady-state operation.

*3) **Quantitative Thermal Resistance Network and Δ T Derivation**:*

*a) **Perimeter Thermal Shunt and EMI Faraday Shield:**:* JANUS implements directional heat extraction through a perimeter copper thermal shunt surrounding the 300.0 mm^2 silicon die. This low-thermal-resistance perimeter conduit connects the bottom CMOS substrate directly to the upper primary heat spreader (HS1) along the exterior periphery of the package.

This continuous perimeter structure serves a multifunctional triple purpose:

1) **Directional Heat Routing:** It establishes a low-impedance lateral thermal conduit that routes CMOS digital dissipation away from the active optical core directly into the primary heat sink, isolating the SiPh routing and SiO_2 buffer layers from digital thermal flux.
2) **EMI Faraday Shielding:** It encases the internal stack to suppress high-frequency electromagnetic interference (EMI) at the 100 GHz modulation rate.
3) **Power Delivery Network:** The high-conductivity solid copper volume functions as the primary low-impedance ground return path and power supply rail for the CMOS substrate, minimising IR drop across the chip's power grid.

This structural multi-use of the perimeter copper shunt eliminates the need for a separate dedicated power distribution layer within the Z-axis stack.

The internal Cu–Cu bond topologies complement this perimeter shunt:

- **CMOS/SiO2/SiPh Interfaces:** Feature a sparse bond density of 10,000 mm^{-2}, acting as a vertical thermal bottleneck to force CMOS heat outward into the perimeter thermal shunt.
- **SiPh to HS1:** Features a dense 900,000 mm^{-2} Cu-Cu array, with gaps structurally filled by SiO_2, drawing optical heat upward.
- **HS1 to HS2:** Connected via a 950,000 mm^{-2} density interface bridging the 50 μm macro-package gap.

The density asymmetry is deliberate. The 10,000 mm^{-2} sparse interface at the CMOS/ SiO_2 boundary presents a high vertical thermal resistance ($R_{th,down}$ = 0.488 K/W), forcing CMOS-generated heat to route laterally into the perimeter thermal shunt rather than vertically through the optical stack. Simultaneously, the 900,000 mm^{-2} dense interface at the SiPh/HS1 boundary presents a low vertical resistance ($R_{th,up}$ = 0 .227 K /W), creating a preferential upward extraction path for photonic layer heat. The two density values thus implement directional thermal isolation by hydraulic analogy: a pinched pipe below and an open pipe above. Because $R_{th,up} \ll R_{th,down}$, the majority of SiPh heat is efficiently pulled upwards into the package spreaders.

*b) **Global** SiO_2 **Thermal Buffer Mass and Transient Dynamics:**:* Instead of evaluating thermal transients on an isolated per-tile basis, the $100\,\mu\text{m}$ SiO_2 layer forms a monolithic global buffer spanning the entire $300.0\,\text{mm}^2$ die. The total thermal mass and heat capacity of this global buffer ($\rho_{SiO_2} = 2{,}200\,\text{kg/m}^3$, $c_{p,SiO_2} \approx 703\,\text{J/(kg}\cdot\text{K)}$) are:

$$m_{SiO_2} = A_{\text{chip}} h_{SiO_2} \rho_{SiO_2} \approx 6.6\times10^{-5}\,\text{kg}, \quad C_{SiO_2} \approx 0.0464\,\text{J/K}. \tag{89}$$

During one JIR activation cycle ($\tau_{\text{JIR}} = 5\,\mu\text{s}$), even under worst-case full-die transient dissipation ($P_{\text{total}} = 48\,\text{W}$, $Q_{\text{gen}} = 240\,\mu\text{J}$), the adiabatic global temperature rise is strictly bounded:

$$\Delta T_{\text{cyc}} = \frac{Q_{\text{gen}}}{C_{SiO_2}} = \frac{240\,\mu\text{J}}{0.0464\,\text{J/K}} \approx 0.0052\,^\circ\text{C per JIR cycle.} \tag{90}$$

Under sustained full-load operation, the upward thermal extraction path dominates ($R_{\text{th,up}} = 0.227\,\text{K/W}$ vs. $R_{\text{th,down}} = 0.488\,\text{K/W}$), restricting steady-state SiPh rise to $\Delta T_{\text{steady}} =$

TABLE VI
UNIFIED THERMAL PARAMETER SCALING ACROSS JANUS CONFIGURATIONS

Parameter	Symbol	Mini	Edge	Datacenter
Total chip footprint	A_{chip}	40.0 mm^2	100.0 mm^2	300.0 mm^2
Global SiO_2 thickness	h_{SiO_2}	100 μm	100 μm	100 μm
Global SiO_2 heat capacity	C_{SiO_2}	6.2 mJ/K	15.5 mJ/K	46.4 mJ/K
JIR cycle duration	τ_{JIR}	5 μs	5 μs	5 μs
Global worst-case heat/cycle	Q_{gen}	33 μJ	83 μJ	250 μJ
Max. global ΔT/cycle	ΔT_{cyc}	0.0053 °C	0.0054 °C	0.0054 °C
Upward thermal resistance	$R_{\text{th,up}}$	1.38 K/W	0.55 K/W	0.18 K/W
Steady-state SiPh rise	ΔT_{steady}	0.41 °C	0.38 °C	0.32 °C
Phase-drift critical ΔT	ΔT_{crit}	5.7 °C	5.7 °C	5.7 °C
SiO_2 diffusion time	τ_{diff}	11.05 ms	11.05 ms	11.05 ms
HS pillar density (top)	$\rho_{\text{Cu,top}}$	900 k/mm^2	900 k/mm^2	900 k/mm^2
CMOS pillar density (bottom)	$\rho_{\text{Cu,bot}}$	10 k/mm^2	10 k/mm^2	10 k/mm^2

$P_{\text{tile}} R_{\text{th,up}} \approx 0.34\,^\circ\text{C}$. This maintains an extraordinary $17\times$ safety margin below the critical phase excursion threshold:

$$\Delta T_{\text{crit}} = \frac{\lambda_0 \phi_{\max}}{2\pi L \frac{dn}{dT}} = \frac{1064\,\text{nm} \times \pi}{2\pi(500\,\mu\text{m})(1.86 \times 10^{-4}\,\text{K}^{-1})} \approx 5.7\,^\circ\text{C}. \tag{91}$$

Furthermore, vertical heat diffusion across the baseline $100\,\mu$m buffer takes:

$$\tau_{\text{diff}} = \frac{h_{SiO_2}^2}{\alpha_{SiO_2}} = \frac{(100\,\mu\text{m})^2}{9.05 \times 10^{-7}\,\text{m}^2/\text{s}} \approx 11.05\,\text{ms} \gg \tau_{\text{JIR}} = 5\,\mu\text{s} \tag{92}$$

(expanding to $\tau_{\text{diff}} = 69.06\,\text{ms}$ under the $250\,\mu$m monolithic SiO_2 buffer implemented in the Model 1A processor die). Consequently, any CMOS-originated thermal transient is completely attenuated by the SiO_2 buffer before it can propagate into the SiPh routing stratum.

The photonic layer occupies a thermodynamic operating region where temperature variation remains bounded within optical stability limits. The permissible phase drift condition is:

$$|\Delta\phi| < \phi_{\max} \tag{93}$$

Substituting the thermal phase relation:

$$|\frac{2\pi L}{\lambda}\frac{dn}{dT}\Delta T| < \phi_{\max} \tag{94}$$

Thus, bounded temperature directly implies bounded routing stability. Because the SiPh layer is thermally insulated from large CMOS thermal fluctuations, the optical network remains inside a stable operating region:

$$H(t) \approx constant \tag{95}$$

throughout sustained operation.

This thermodynamic partition maintains the optical routing substrate within a tightly bounded thermal stability window ($\Delta T \leq 0.048$ K), ensuring that phase determinism is preserved under sustained workloads without requiring active temperature trimming.

*4) **Detector Layer Decoupling**:* Detector arrays are positioned above the photonic routing layer to minimize optical-electrical interference [5], [45]. This vertical placement provides two major advantages :

1) Optical absorption occurs after routing completion, preventing detector thermal dissipation from perturbing upstream waveguides.
2) Detector electrical activity remains physically separated from the sensitive photonic routing mesh.

Thus:

$$C_{\text{detector}\to\text{routing}} \to 0 \tag{96}$$

where: C represents thermoelectrical coupling.

*a) **Interleaved Two-Layer Detector Block Layout:**:* Each photonic tile implements a full N $\times$ N matrix–vector multiplication, producing N^2 independent one-hot multiplication results per clock cycle. To read every result, a photodetector must be placed at the terminus of every output waveguide of every multiplier:

$$N_{\text{det}} = N_{\text{tiles}} \times N_{\text{mult/tile}} \times N_{\text{waveguides}} = 32 \times 16{,}384 \times 17 = \mathbf{8{,}912{,}896} \tag{97}$$

Although 8,912,896 detectors are physically present across the 17 spatial waveguides ($WG_0 \ldots WG_{16}$), the total active detector count per full 10 ps clock cycle is only $N_{\text{active}} = N_{\text{tiles}} \times N_{\text{dim}}^2 = 524{,}288$, because One-Hot encoding guarantees exactly one waveguide per multiplier carries light. However, to conserve optical master laser power and eliminate an entire layer of passive splitting, the 10 ps (100 GHz) clock cycle is time-multiplexed into two discrete 5 ps phases. At any instantaneous moment (i.e., within a single 5 ps phase), only half of the photodetectors (262,144) are actively illuminated. This two-phase illumination strategy allows the optical energy to be steered sequentially rather than split simultaneously, functionally doubling the delivered optical power per receiver. Over the full 10 ps cycle, all 524,288 detection events are resolved. The baseline spatial activity ratio $\alpha = 1/17$ reduces dynamic detector power proportionally, as quantified in the power budget (Table VII). The 105 GHz Ge/Si SAC^2M APD photodetectors occupy approximately $1.5\,\mu\text{m}^2$ per device; 8.91×10^6 detectors require only $\approx 13.37\,\text{mm}^2$ of total detector area within the 300 mm^2 Datacenter die footprint.

To accommodate this high device density without metal wiring bottlenecks, JANUS organizes the photodetector array into an interleaved two-layer detector block. Each detector

block consists of two vertically stacked Ge/Si $\mathrm{SAC^2M}$ APD sub-arrays, each handling alternating odd and even waveguide channels, addressed through separate metal interconnect layers. This interleaved arrangement halves the required wiring pitch per layer, suppresses inter-detector electrical crosstalk, and improves the spatial uniformity of the thermal dissipation profile directly below the primary heat spreader (HS1). The two-layer structure is fabricated within the same backend module as the SiPh routing stack and preserves detector margin consistency under sustained high-throughput operation.

*5) **Event-Driven Dynamic Latched Readout**:* Scaling to 8.91×10^6 physical detectors requires extreme mitigation of static power dissipation. Conventional continuous-time transimpedance amplifiers (TIAs) consume unacceptable milliwatt-level static power per channel [46], which would fundamentally break the thermodynamic scaling limit of the chip. To resolve this, JANUS eschews continuous linear readout in favor of an *event-driven dynamic latched comparator* architecture (e.g., clocked StrongARM latches) integrated intimately with the Ge/Si APDs [47], [48].

This topology trades continuous analog linearity for ultra-low-power binary sensing [49], [50]. Dynamic regenerative latches consume essentially zero static power; dynamic power is consumed exclusively during state transitions triggered by a clock edge and an incoming photon pulse. Because JANUS operates on a strictly sparse One-Hot arithmetic basis, only 1 in 17 waveguides is optically active per cycle ($\alpha = 1/17$). Hierarchical wake-up gating ensures that the vast majority of latches remain asleep, and only the optically triggered channels resolve. Combining highly scaled integration (parasitic input capacitance $C_{\text{int}} \leq 3$ fF) [51] with column-shared sample-and-hold (S/H) multiplexing [52] amortizes the already low per-decision latch energy ($\approx$ 10–100 fJ) down to an effective electrical cost of ≈ 100 aJ (0.1 fJ) per active detection. As formalized in Table VII, this bounds the Datacenter detector dynamic power to a highly manageable 5.24 W, avoiding the thermal scaling wall inherent to continuous TIA arrays.

*6) **Mechanical and Fabrication Implications**:* The layered stack additionally improves fabrication modularity. Each subsystem can be optimized independently:

- CMOS for logic density,
- SiPh for low-loss routing,
- detectors for responsivity and bandwidth.

Thus, no single fabrication process must simultaneously optimize all electrical, optical, thermal, and nonlinear properties.

This modularity substantially improves manufacturability relative to monolithic heterogeneous photonic integration.

*7) **Thermal Scaling Across Configurations**:* Thermal stability is preserved across all JANUS deployment scales because optical routing density remains vertically isolated from the dominant CMOS heat plane. Importantly, thermal behavior does not catastrophically degrade with routing scale because the dominant heat paths remain directionally partitioned.

*8) **Architectural Consequences**:* The 3D Z-axis stack fundamentally changes the thermodynamic behavior of large-scale photonic systems.

1) Optical routing becomes thermally isolated from CMOS activity.
2) Phase drift remains bounded within stable operating limits.
3) Calibration overhead collapses because the transfer matrix remains approximately stationary.
4) Passive routing strata, photodetector arrays, and CMOS digital logic each occupy vertically partitioned, thermally decoupled physical planes.
5) Finally, the architecture achieves sustained thermodynamic equilibrium under high-throughput operation.

Thus, JANUS does not merely cool a photonic accelerator. It reorganizes the entire computational stack around directional thermal stability.

IV. SYSTEM-LEVEL SCALING ANALYSIS

A. System-Level Scaling and Physical Equilibrium

Conventional accelerator architectures evaluate scalability using theoretical peak arithmetic density alone. For large-scale photonic tensor processors, however, physically sustainable throughput is strictly governed by simultaneous stability across thermal, optical, informational, and circuit regimes:

$$P_{\text{noise}} < P_{\text{signal}} < P_{\text{sat}}, \quad T_{\text{junction}} < T_{\text{critical}}, \quad |\Delta\phi_{\text{drift}}| < \phi_{\max}. \tag{98}$$

Rather than scaling through dense wavelength multiplexing ($T \propto N_\lambda$), which incurs superlinear four-wave mixing noise ($\sigma^2_{\text{NL}} \propto \gamma^2 P^3 L^2_{\text{eff}}/A_{\text{eff}}$) and severe cross-phase modulation, JANUS scales throughput strictly through spatial parallelism ($T \propto N_{\text{spatial}}$). Each computation traverses a physically independent waveguide path ($\partial C_i/\partial C_j \approx 0$ for $i \neq j$), structurally confining inter-channel optical entropy.

Crucially, because the Asymmetric 16-Tree Fermat Core maintains a strictly invariant routing depth of $S = \log_2(16) = 4$ binary stages across all tile matrix dimensions ($N = 32$ to 128), optical fabric insertion loss is bounded to 1.61 dB. This preserves a robust $+4.61$ dB to $+10.50$ dB binary detection margin over the Ge/Si $\mathrm{SAC^2M}$ APD receiver threshold (-23.20 dBm) across all deployment tiers without intermediate optical amplification.

Simultaneously, directional Z-axis heat extraction ($R_{\text{th,up}} = 0.227\,\text{K/W}$ vs. $R_{\text{th,down}} = 0.488\,\text{K/W}$) paired with 18.5 kHz JIR dynamic modulus rotation decouples digital CMOS dissipation from the optical routing strata ($\partial T_{\text{SiPh}}/\partial T_{\text{CMOS}} \to 0$), maintaining the photonic transfer matrix stationary under continuous execution.

B. System Power Budget

The total system power of JANUS is decomposed by functional layer. Because PCM routing switches are non-volatile, their static hold power is approximately zero under infrequent-reconfiguration workloads. Table VII provides the full breakdown for all three deployment configurations under sustained full-load operation.

For reference, a thermally tuned equivalent system using conventional thermo-optic MZI heaters at the typical 0.10 mW per switch would require:

$$P_{heaters,conv} = N_{switch} \times 0.10mW \tag{99}$$

TABLE VII
JANUS FULL-SYSTEM POWER BUDGET BY COMPONENT LAYER. PCM ROUTING SWITCHES CONTRIBUTE 0 W STATIC HOLD POWER. ALL VALUES ARE PEAK SUSTAINED ESTIMATES AT 200 GHz OPERATION.

Component Layer	Mini	Edge	Datacenter
1064 nm Yb Laser (75% WPE)	≈ 6.67 W	≈ 26.67 W	≈ 133.33 W
LiTaO3 Pockels Ring Routers	1.02 W	4.10 W	8.19 W
Ge/Si APD Detectors ($M = 7$)	0.33 W	1.31 W	5.24 W†
Optical Amplification Layer	0 W	0 W	0 W
PCM Routing Switches (static)	0.00 W	0.00 W	0.00 W
CMOS (Encoders / Adders / CRT)	2.01 W	8.50 W	37.03 W
JIR Scheduler and Control Logic	3.00 W	3.00 W	3.00 W

†Assumes highly amortized event-driven S/H readout ($\approx$ 100 aJ per active detection).

For the Datacenter configuration with $N_{\text{switch}} = 125,829,120$ PCM switches (240 switches per multiplier across $524,288$ multipliers):

$$P_{\text{heaters,conv}} = 125,829,120 \times 0.10 \times 10^{-3} = 12.58\,\text{kW} \tag{100}$$

By replacing thermo-optic MZIs with non-volatile PCM routing, JANUS achieves a static routing power reduction from over $12.58\,\text{kW}$ to identically zero ($0.00\,\text{W}$) across the entire Datacenter tier, eliminating the multi-kilowatt static thermal burden inherent to continuously biased interferometric meshes.

C. Peak and Sustained Throughput Derivation and RNS Precision Scaling

a) Wave-Pipelined Operating Frequency Derivation:: In the JANUS wave-pipelined architecture, functional stages along the optical-to-electrical datapath are physically decoupled in space, operating concurrently on successive in-flight optical pulses. Consequently, the minimum clock cycle period T_{cycle} is not the cumulative sum of stage latencies, but is bounded by the bottleneck single-stage processing and recovery duration:

$$T_{\text{cycle}} = \max\left(t_{\text{mod}},\, t_{\text{PD}},\, t_{\text{wire}},\, t_{\text{guard}}\right) \leq 5.0\,\text{ps} \tag{101}$$

Each concurrent stage satisfies the 5.0 ps timing boundary (two 2.5 ps antiphase half-cycles):

1) **Electro-Optic Injection Interval ($t_{\text{mod}} \leq 5.0$ ps):** The $LiTaO_3$ Pockels-effect input router formats and injects optical pulses with full-width half-maximum $\tau_{\text{FWHM}} \approx$ 2–3 ps into the active One-Hot waveguide at a 5.0 ps repetition interval (two-phase antiphase interleaved every 2.5 ps).
2) **Photodetector Carrier Clearance ($t_{\text{PD}} \approx 1.52$ ps):**
$$t_{\text{PD}} = \frac{1}{2\pi \cdot f_{\text{3dB}}} = \frac{1}{2\pi \times 105\,\text{GHz}} \approx 1.52\,\text{ps}$$
where the 105 GHz receiver bandwidth corresponds to the high-speed Ge/Si SAC^2M avalanche photodetectors [5]. Photogenerated carriers clear the multiplication region in ≈ 1.52 ps, ensuring complete reset well before the next pulse arrives in the 5.0 ps slot.
3) **Electrical Interconnect Delay ($t_{\text{wire}} \approx 1.33$ ps):** Local on-chip wire propagation over a $200\,\mu$m effective metal path ($v \approx 1.5 \times 10^8$ m/s) requires:
$$t_{\text{wire}} = \frac{200 \times 10^{-6}}{1.5 \times 10^8} \approx 1.33\,\text{ps}$$
4) **Inter-Pulse Guard Margin ($t_{\text{guard}} \approx 3.5$ ps):** Provides temporal isolation between adjacent in-flight optical wavefronts to prevent inter-symbol interference (ISI) and group velocity dispersion across the passive routing fabric.

Thus, the sustained system operating clock frequency is:

$$f_{\text{clk}} = \frac{1}{T_{\text{cycle}}} = \frac{1}{5.0\,\text{ps}} = 200\,\text{GHz} \tag{102}$$

b) Pipelining and End-to-End Latency Clarification:: The 5.0 ps cycle time represents the throughput interval (the time between successive optical pulses entering the routing fabric, with 2.5 ps antiphase interleaving), not the end-to-end latency of a single computation. The cumulative single-computation end-to-end latency consists of:

1) **PCM 16-Tree Fermat Core optical propagation:** The 4 routing stages ($\log_2 16 = 4$) have an ultrafast optical propagation latency of only $t_{\text{opt}} \approx 1.33$ ps across the compact binary tree fabric (measured in full-wave simulation). Because the non-volatile PCM states remain static throughout an inference epoch, successive optical pulses stream through the fabric every 5.0 ps in a wave-pipelined fashion.
2) **CMOS CRT adder-tree accumulation:** The CMOS backend accumulates and reconstructs residues with an optimized 8-stage pipelined adder-tree latency of approximately $t_{\text{CRT}} \approx 80.0$ ps (at 10.0 ps per register stage, reduced from 210 ps). This latency is hidden behind deeply staged CMOS registers that process reconstruction in parallel with optical transport.

The cumulative single-computation end-to-end latency is approximately:

$$T_{\text{latency}} \approx t_{\text{opt}} + t_{\text{PD}} + t_{\text{wire}} + t_{\text{CRT}} \approx 1.33 + 1.52 + 1.33 + 80.0 \approx 84.18\,\text{ps} < 10 \tag{103}$$

from initial pulse injection to final reconstructed word, achieving an ultrafast end-to-end latency and collapsing the required wave-pipelined queue depth down to only 8–9 in-flight computation stages at 100 GHz.

c) Per-Tile Raw MAC Rate:: Each photonic tile implements an $N \times N$ matrix–vector multiplication in one optical clock cycle. The raw per-tile multiply-accumulate rate is:

$$\dot{M}_{\text{tile}} = N^2 \times f_{\text{clk}} \tag{104}$$

For the three JANUS deployment configurations:

$$\dot{M}_{\text{Mini,tile}} = 204.8\,\text{TMAC/s}, \quad \dot{M}_{\text{Edge,tile}} = 819.2\,\text{TMAC/s}, \quad \dot{M}_{\text{DC,tile}} = 3,2 \tag{105}$$

*d) **Sustained Utilization Factor:**:* Not all tile cycles correspond to valid computation. The JIR scheduler maintains tiles in a warm-dominant regime, with controlled transitions to Hot state for active computation. The sustained utilization factor is derived from the thermal duty-cycle analysis of Section III-G:

$\eta = 0.85$

This factor accounts for:

- JIR state-transition overhead (≈ 4 μs per rotation cycle),
- PCM reconfiguration cycles (sparse, $\ll 1\%$ overhead under sustained inference),
- CRT reconstruction pipeline flushing (contained within the τJIR = 5 μs cycle, introducing no per-operation stall).

***Simultaneous Weight Loading and Zero-Overhead Reconfiguration**:* PCM reconfiguration introduces far less than 1% overhead because the JANUS architecture reprograms switches in parallel rather than sequentially. The entire weight fabric—up to $125,829,120$ non-volatile PCM switches in the Datacenter configuration (240 switches per multiplier across $524,288$ multipliers)—can, in principle, be reprogrammed in a single 0.1 ms window using electro-thermal micro-heaters integrated directly within the phase-change switch cells. During the weight-loading window, the underlying CMOS driver layer asserts parallel electrical programming current pulses across the 32 tile driver matrices via the vertical Cu–Cu interconnect grid. This electro-thermal addressing scheme delivers the required 10–50 pJ programming energy (SET/RESET) per switch without requiring any auxiliary optical write lasers or complex optical pump distribution networks.

Furthermore, the 0.1 ms weight-loading window is not idle for the CMOS backend. The accumulated CRT reconstruction backlog from the previous compute epoch is processed during this interval. Because the CMOS pipeline is deeply staged, the reconstruction of the final batch of optical results from the previous epoch overlaps entirely with the electrical programming pulse cycle, yielding zero effective CMOS stall overhead attributable to reconfiguration. The net system utilization therefore remains at $\eta = 0.85$ rather than degrading with model-weight update frequency.

***Reconfiguration Energy Budget**:* PCM state transitions require write energy E_{PCM} per switch, which varies with device geometry, active volume, and the crystallisation (SET) versus amorphisation (RESET) direction. For plasmonic PCM switches of the type employed in JANUS, three design tiers bound the operating envelope across $N_{\text{sw}} = 125,829,120$ switches ($\approx 1.258 \times 10^8$ switches):

- **Tier 1 (highly optimised, $\approx 100\,\text{fJ}$):** $E^{T1}_{\text{reconfig}} = 1.258 \times 10^8 \times 100\,\text{fJ} \approx 12.58\,\mu\text{J}$ ($P^{T1}_{\text{transient}} \approx 0.126\,\text{W}$).
- **Tier 2 (balanced neuromorphic, $\approx 1\,\text{pJ}$):** $E^{T2}_{\text{reconfig}} = 1.258 \times 10^8 \times 1\,\text{pJ} \approx 0.126\,\text{mJ}$ ($P^{T2}_{\text{transient}} \approx 1.26\,\text{W}$).
- **Tier 3 (conservative upper bound, $\approx 10\,\text{pJ}$):** $E^{T3}_{\text{reconfig}} = 1.258 \times 10^8 \times 10\,\text{pJ} \approx 1.26\,\text{mJ}$ ($P^{T3}_{\text{transient}} \approx 12.6\,\text{W}$).

Even under the conservative Tier 3 scenario, the total transient electrical programming power dissipation across the entire chip reaches only 12.6 W during the 0.1 ms write window. Distributing this transient electrical load across the 300 mm^2 Datacenter die through the 32 spatially partitioned CMOS tile driver arrays yields an exceptionally benign peak transient power density of ≈ 0.042 W/mm^2, which is well within the thermal extraction capability of the perimeter thermal shunt and remains far below the ~ 1 W/mm^2 limit demonstrated in high-performance silicon flip-chip packages. After the write window closes, the PCM state is latched non-volatilely and the transient power returns to zero; no sustained thermal load is imposed on the optical stack. In the operationally dominant mode—incremental reconfiguration updating only the fraction f_Δ of changed weights between inference epochs—the energy scales as $E_\Delta = f_\Delta \times E_{\text{reconfig}}$. For typical sparse fine-tuning updates ($f_\Delta < 1\%$), Tier 3 reduces to $< 13\,\mu$J per update, making reconfiguration energy negligible relative to inference throughput. Full simultaneous weight loading across all switches is therefore characterized as an "in-principle" upper bound; operational reprogramming exploits incremental weight sparsity via the partitioned CMOS driver arrays.

*e) **Peak Theoretical Throughput** ($\eta = 1.0$):* The peak theoretical throughput of the architecture represents the raw hardware computational capacity when all N_{tiles} and optical multipliers operate concurrently at $f_{\text{clk}} = 100$ GHz under 100% utilization ($\eta = 1.0$):

$$\dot{M}_{\text{peak}} = N_{\text{tiles}} \times \dot{M}_{\text{tile}} = N_{\text{tiles}} \times N^2_{\text{dim}} \times f_{\text{clk}} \tag{106}$$

For single-tile direct operation ($P = 4$, $k = 1$):

$$\dot{M}_{\text{peak,Mini}} = 3,276.8\,\text{TMAC/s}, \quad \dot{M}_{\text{peak,Edge}} = 13,107.2\,\text{TMAC/s}, \quad \dot{M}_{\text{peak,} \tag{107}$$

*f) **Sustained Operational Throughput** ($\eta = 0.85$):* Accounting for JIR scheduling, thermal rotation, and CRT reconstruction pipeline flushing ($\eta = 0.85$), the sustained operational throughput is:

$$\dot{M}_{\text{sust}} = \eta \times \dot{M}_{\text{peak}} \tag{108}$$

Thus, at single-tile direct operation ($P = 4$, $k = 1$):

$$\dot{M}_{\text{sust,Mini}} \approx 2,785.3\,\text{TMAC/s}, \quad \dot{M}_{\text{sust,Edge}} \approx 11,141.1\,\text{TMAC/s}, \quad \dot{M}_{\text{sust,D} \tag{109}$$

*g) **Precision Scaling via Spatial RNS** ($P \geq 8$, $k \geq 2$):* Each optical tile implements a modular residue channel of width $\log_2(256) = 8$ bits ($m_i \leq 256$). When multiplying two wide integers of operand width P bits, the resulting product spans $2P$ bits of dynamic range. To reconstruct this product without modular ambiguity, the computation is partitioned across k independent 8-bit residue tiles:

$$k = \left\lceil \frac{2P}{8} \right\rceil = \left\lceil \frac{P}{4} \right\rceil \tag{110}$$

optical tiles allocated in parallel.

Thus:

$$k_{\text{INT4 }(P=4)} = 1, \quad k_{\text{INT8 }(P=8)} = 2, \quad k_{\text{INT16 }(P=16)} = 4,$$
$$k_{\text{INT32 }(P=32)} = 8, \quad k_{\text{INT64 }(P=64)} = 16$$

The precision-scaled peak and sustained throughput scale inversely with k:

$$\dot{M}_{\text{peak}}(P) = \frac{\dot{M}_{\text{peak,INT4}}}{k}, \qquad \dot{M}_{\text{sust}}(P) = \frac{\dot{M}_{\text{sust,INT4}}}{k} \tag{111}$$

TABLE VIII
JANUS MULTI-PRECISION PERFORMANCE PROFILES ACROSS MINI (32×32), EDGE (64×64), AND DATACENTER (128×128) CONFIGURATIONS (32 TILES EACH)

Precision	k	Mini (32 Tiles, 32×32) Peak	Sust.	EE (TMAC/s/W)	Edge (32 Tiles, 64×64) Peak	Sust.	EE (TMAC/s/W)	Datacenter (32 Tiles, 128×128) Peak	Sust.	EE (TMAC/s/W)
INT4 Direct ($P = 4$)	1	3,276.8	2,785.3	251.5–213.8†	13,107.2	11,141.1	300.8–255.7	52,428.8	44,564.5	280.7–238.6
INT8 Exact ($P = 8$)	2	1,638.4	1,392.6	125.7–106.9	6,553.6	5,570.6	150.4–127.8	26,214.4	22,282.2	140.3–119.3
INT16 Exact ($P = 16$)	4	819.2	696.3	62.9–53.4	3,276.8	2,785.3	75.2–63.9	13,107.2	11,141.1	70.2–59.7
INT32 Exact ($P = 32$)	8	409.6	348.2	31.4–26.7	1,638.4	1,392.6	37.6–32.0	6,553.6	5,570.6	35.1–29.8
INT64 Exact ($P = 64$)	16	204.8	174.1	15.7–13.4	819.2	696.3	18.8–16.0	3,276.8	2,785.3	17.5–14.9

Peak and sustained throughput in TMAC/s (1 MAC = 2 FLOPS). Sustained incorporates JIR duty cycle ($\eta = 0.85$). †Full-system wall-plug power (13.03 W). For comparison, Model 1A 16-tile planar delivers $1,392.6\,\mathrm{TMAC/s}$ (INT4, $225.71\,\mathrm{TMAC/s/W}$) and $87.0\,\mathrm{TMAC/s}$ (INT64, $14.10\,\mathrm{TMAC/s/W}$) at 6.17 W on-chip package power.

This linear inverse scaling in k represents the exact cost of achieving higher arithmetic precision through spatial modular composition. For 64-bit precision ($k = 16$), the 16 allocated tiles operate under Hybrid Partitioning, splitting the operands into 32-bit halves. The tiles compute the direct sub-products ($X_L \cdot Y_L$ and $X_H \cdot Y_H$) fully optically in two 8-tile clusters, while the massive cross-term ($X_L Y_H + X_H Y_L$) is offloaded entirely to CMOS SRAM Memory Lookup Tables (LUTs). This resolves the full 64-bit matrix multiplication without modular overflow. No analog signal quality or dynamic range is sacrificed; the tradeoff is purely in physical tile allocation and CMOS integration.

*h) **Energy Efficiency at 64-bit Precision**:*

$$\eta_{EE} = \frac{\dot{M}_{\text{sust}}(64\text{-bit})}{P_{\text{total}}} \tag{112}$$

For the three configurations:

$$\eta_{EE,\text{Mini}} \approx 13.36\,\text{TMAC/s/W}, \quad \eta_{EE,\text{Edge}} \approx 15.98\,\text{TMAC/s/W}, \quad \eta_{EE,\text{DC}} \approx 14.91\,\text{TMAC/s/W}. \tag{113}$$

D. Comprehensive Multi-Precision Performance Profiles

Table VIII presents the complete peak theoretical and sustained operational throughput scaling, along with energy efficiency figures, across all three JANUS hardware deployment configurations (Mini, Edge, and Datacenter), spanning native INT4 direct mode ($P = 4, k = 1$) up to INT64 exact spatial RNS mode ($P = 64, k = 16$). Peak theoretical throughput corresponds to 100% hardware utilization ($\eta = 1.0$), while sustained operational throughput incorporates JIR thermal rotation duty cycles and pipeline management ($\eta = 0.85$). Throughput and energy efficiency are quantified in TMAC/s (1 MAC = 2 FLOPS) and TMAC/s/W, respectively.

E. Asymptotic Architectural Implications

The scaling behavior of JANUS differs fundamentally from conventional analog photonic accelerators. Conventional architectures exhibit:

Higher Scale → Higher Instability

because thermal drift, nonlinear interaction, calibration overhead, analog precision requirements, and fault observability all worsen with growth. JANUS instead enforces bounded local operating conditions while scaling globally through modular spatial composition.

Higher Scale → Higher Parallelism

without proportionally increasing local physical instability. This bounded-local-state principle is the primary architectural reason why JANUS remains physically scalable under exact arithmetic workloads.

V. DISCUSSION

A. Reframing Photonic Tensor Processing: Spatial Localization vs. Analog Accumulation

Most photonic accelerator research attempts to maximize compute density by directly emulating electronic analog MAC operations in the optical domain [3], [19], [38], [53]. However, our analysis demonstrates that analog accumulation encounters an insurmountable physical barrier: unreduced accumulation of wide matrices requires an exponential signal-to-noise ratio ($\text{SNR} \propto 2^N$, exceeding 138 dB for 128×128 INT8). No physical optical receiver or ADC can simultaneously sustain such dynamic range and low noise at multi-GHz frequencies.

JANUS resolves this fundamental scaling failure by abandoning analog amplitude recovery entirely. Instead of estimating continuous optical intensity ("How much light exists?"), the photodetector answers a binary spatial question ("Which waveguide contains light?"). This collapses the required detection threshold from 138.4 dB analog SNR down to a binary threshold (> 0 dB SNR, $P_{\text{th}} \approx -23.20\,\text{dBm}$), decoupling arithmetic precision from optical attenuation and enabling deterministic exact integer computation.

B. The Photonic-Electronic Division of Labor

Rather than attempting all-optical computation—which encounters severe physical limitations in non-linear state storage and control logic—JANUS enforces a disciplined hybrid division of labor:

$$\textbf{Photonics} \longrightarrow \text{Picosecond Spatial Transport}, \quad \textbf{CMOS} \longrightarrow \text{Deterministic} \tag{114}$$

Photonics excels at high-bandwidth, low-latency spatial routing (1.33 ps time-of-flight per tile) with zero static hold power. Digital CMOS excels at deterministic verification, Garner mixed-radix CRT reconstruction, and fault monitoring. Through Hybrid Partitioning, optics evaluates bounded 1×1 modular sub-products ($X_L Y_L$ and $X_H Y_H$), while 160-bit carry-save accumulators and the Dual-LUT Cross-Term

Engine resolve the cross-terms and wide GEMM summations without optical dynamic range explosion.

C. CRT Arithmetic Fault Visibility vs. Silent Data Corruption

A fundamental hazard in conventional approximate photonic accelerators is silent data corruption (SDC), where small analog drifts produce plausible but incorrect outputs ($X \to X + \epsilon$). Under CRT reconstruction, however, arithmetic faults exhibit extreme sensitivity: any single-residue perturbation ($x_j \to x_j + \delta$) amplifies across the global coprime product ($|X' - X| \propto M_j \gg |\delta|$), projecting corrupted states into discontiguous, out-of-range integer values. The CMOS backend instantly invalidates the operation, converting hidden numerical degradation into unambiguous, hardware-actionable faults.

D. Limitations and Open Research Challenges

Although JANUS resolves the primary scaling contradictions of analog optical computing, several integration challenges must be addressed as the architecture advances toward physical fabrication:

1) **In-Waveguide Sb_2S_3 Switching Contrast at 1064 nm:** While Sb_2S_3 exhibits wide bandgap transparency ($E_g = 1.72\,\mathrm{eV}$) and low unannealed film losses, high-extinction refractive index contrast ($\Delta n \approx 0.60$) and cycle endurance within slot-waveguide directional couplers under multi-watt continuous optical flux remain unverified in silicon foundry test chips.
2) **High-Density Ge/Si SAC^2M APD Array Integration:** Discrete $105\,\mathrm{GHz}$ SAC^2M APD devices have been demonstrated in literature [5], but vertical 3D bonding into monolithic arrays ($278,528$ detectors) with receiverless $1:1$ StrongARM latch coupling across thermal spacers remains experimentally uncharacterized.
3) **High-Power Master Laser RIN Closure:** Laser relative intensity noise (RIN) of the high-power Yb-fiber source represents a primary SNR contributor in the absence of intermediate optical gain stages; formal RIN-to-BER analytical and experimental closure across multi-stage splitters remains open.
4) **Multi-Stratum 3D Photonic Stacking:** While CMOS-compatible 3D silicon photonic platforms spanning two and three strata have been experimentally reported [17], scaling to the 5-stratum configuration required by the Datacenter fabric (accommodating 125.8M switches across a $251.7\,\mathrm{mm}^2$ footprint) requires wafer-scale characterization of vertical optical via yield and cumulative interlayer insertion loss.
5) **Formal Multi-Fault and Adversarial Bounds:** While single-residue corruptions produce unambiguous CRT invalidations, formal closed-form bounds on simultaneous multi-tile correlated faults (e.g., shared thermal events across adjacent channels) remain an active theoretical inquiry.

E. Scope Boundaries: What JANUS Does Not Claim

Intellectual honesty requires delineating the explicit scope boundaries of this architecture:

- **Not Perfect Fault Immunity:** JANUS does not claim absolute immunity to arbitrary hardware faults. While single-residue faults and high-magnitude perturbations are mathematically flagged, simultaneous adversarial errors confined strictly within identical residue equivalence classes could theoretically evade single-cycle detection without multi-channel RRNS parity.
- **Component Power Table Envelope:** The system power model in Table VII provides an illustrative, first-principles architectural envelope rather than a formally closed empirical post-silicon measurement.
- **Not a General-Purpose Processor:** JANUS targets dense matrix-matrix tensor acceleration. It does not replace general-purpose digital CPUs or control-flow logic.
- **Not an Elimination of Physical Noise:** JANUS does not eliminate physical noise or thermal fluctuations; rather, it replaces exponential dependence on analog amplitude fidelity with robust binary spatial threshold detection.
- **Forward-Looking Systems Integration:** While foundational device components (Sb_2S_3 PCM switches, SAC^2M APDs, $LiTaO_3$ modulators) are demonstrated in literature, the complete multi-million switch 3D stacked monolithic system represents an architecturally motivated integration blueprint.

VI. CONCLUSION

This work introduced JANUS, a constraint-bounded photonic architecture for exact large-scale arithmetic computation. Unlike conventional analog photonic accelerators, JANUS avoids high-precision optical accumulation entirely and instead reformulates computation around One-Hot spatial routing, residue decomposition, single-wavelength coherent transport, non-volatile PCM Asymmetric 16-Tree Fermat switching (WG_{16} extension), high-power passive fan-out with Ge/Si avalanche photodetection, and CRT-based exact reconstruction.

The architecture was derived through iterative elimination of physically unstable alternatives.

1) Analog accumulation was shown to violate Shannon-limited information recovery requirements at high precision.
2) Thermo-optic routing was shown to become thermodynamically non-scalable under large routing densities.
3) Conventional SOA amplification was shown to accumulate irrecoverable ASE entropy.
4) DWDM scaling was shown to induce nonlinear spectral corruption.
5) Graceful degradation arithmetic was shown to permit silent data corruption.

JANUS resolves these contradictions through structural architectural reformulation: binary spatial localization replaces analog magnitude recovery; single-wavelength coherent fanout

removes inter-channel spectral mixing; non-volatile PCM routing eliminates static hold power; high-power 1064 nm passive fan-out with Ge/Si avalanche photodetection survives routing loss without intermediate optical amplification; CRT reconstruction converts local arithmetic faults into globally detectable invalid states; and Z-axis thermal partitioning isolates the optical compute layer from dominant CMOS thermal activity. Collectively, these mechanisms ensure that the architecture remains consistent with Shannon information limits, thermodynamic stability, nonlinear optical bounds, bounded noise propagation, and deterministic fault visibility.

Importantly, JANUS does not claim to transcend physical law. Instead, it reorganizes computation so that all dominant physical constraints remain bounded simultaneously. The resulting system demonstrates that scalable photonic exact arithmetic is achievable not through increasingly aggressive analog precision, but through spatial modular reformulation aligned with the underlying laws of optics, thermodynamics, and information theory.

APPENDIX A
NOTATION AND SYSTEM PARAMETERS

TABLE IX
PRIMARY NOTATION USED THROUGHOUT THIS WORK

Symbol	Definition	Symbol	Definition
N	Matrix/mesh dimension	S	Routing stages ($S = 4$ in 16-Tree)
P_{laser}	Master laser optical power	ϕ	Optical phase
L	Propagation/interaction length	α	Attenuation coeff. / diffusivity
M	CRT product range: $M = \prod m_i$	T	Temperature or throughput
M_j	CRT partial product: M/m_j	n	Refractive index
m_i	i-th RNS modulus	$\chi^{(2)}$	2nd-order nonlinear susceptibility
x_i	Residue of $X \bmod m_i$	ω	Angular optical frequency
N_i	Garner coefficient: $M_i^{-1} \bmod m_i$	γ	Nonlinear optical coefficient
G, F	Avalanche gain, excess noise	Q, BER	Signal-to-noise, bit error rate

REFERENCES

[1] O. Omosanya *et al.*, "Photonic integrated circuits for optical computing," *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 27, pp. 1–12, 2021.

[2] A. Huang, Y. Tsunoda, J. W. Goodman, and S. Ishihara, "Optical computation using residue arithmetic," *Applied Optics*, vol. 18, pp. 149–162, 1979.

[3] V. J. Sorger *et al.*, "Photonic tensor processing units for neural network acceleration," *Nanophotonics*, vol. 7, pp. 1127–1138, 2018.

[4] S.-H. Jeong *et al.*, "High-speed optical switches using semiconductor optical amplifiers," *IEEE Photonics Technology Letters*, vol. 16, pp. 800–802, 2004.

[5] X. Chen *et al.*, "Scalable silicon photonic switching networks for datacenter interconnects," *Journal of Lightwave Technology*, vol. 43, pp. 105–115, 2025.

[6] M. Wuttig, H. Bhaskaran, and T. Taubner, "Phase-change materials for non-volatile photonic applications," *Nature Photonics*, vol. 11, pp. 465–476, 2017.

[7] M. Delaney, I. Zeimpekis, D. Lawson, D. W. Hewak, and O. L. Muskens, "A new class of non-volatile optical phase-change materials with ultra-low optical loss," *Advanced Functional Materials*, vol. 30, no. 36, p. 2002447, 2020.

[8] C. Rios, Y. Zhang, M. Kang, C. Popescu, M. Shalaginov, C. Goncalves, K. Richardson, and J. Hu, "Ultra-compact and low-power phase-change non-volatile optical switches using graphene heaters," *Advanced Photonics Research*, vol. 2, no. 1, p. 2000034, 2021.

[9] S. Mohan *et al.*, "Residue number system based energy-efficient computing," *IEEE Transactions on Circuits and Systems*, vol. 63, pp. 450–460, 2016.

[10] Y. Wang *et al.*, "Residue-to-binary converters for general moduli sets," *IEEE Transactions on Computers*, vol. 49, pp. 1120–1127, 2000.

[11] B. Xia *et al.*, "High-speed optical modular arithmetic units," *Optics Communications*, vol. 180, pp. 230–240, 2000.

[12] D. A. B. Miller, "Attojoule optoelectronics for low-energy information processing and communications," *Journal of Lightwave Technology*, vol. 35, pp. 346–396, 2017.

[13] ——, "Self-configuring universal linear optical component," *Photonics Research*, vol. 1, pp. 1–15, 2013.

[14] Y. Shen *et al.*, "Deep learning with coherent nanophotonic circuits," *Nature Photonics*, vol. 11, pp. 441–446, 2017.

[15] A. N. Tait *et al.*, "Neuromorphic photonic networks using silicon microring resonators," *Scientific Reports*, vol. 7, p. 7430, 2017.

[16] F. Ashtiani *et al.*, "An on-chip photonic deep neural network for image classification," *Nature*, vol. 606, pp. 501–506, 2022.

[17] J. Feldmann *et al.*, "All-optical spiking neurosynaptic networks with self-learning capabilities," *Nature*, vol. 569, pp. 208–214, 2019.

[18] N. C. Harris *et al.*, "Linear programmable nanophotonic processors," *Optica*, vol. 5, no. 12, pp. 1623–1631, 2018.

[19] J. Feldmann *et al.*, "Parallel convolutional processing using an integrated photonic tensor core," *Nature*, vol. 589, pp. 52–58, 2021.

[20] G. T. Reed, G. Mashanovich, F. Y. Gardes, and D. J. Thomson, "Silicon optical modulators," *Nature Photonics*, vol. 4, pp. 518–526, 2010.

[21] G. Sinatkas, T. Christopoulos, O. Tsilipakos, and E. E. Kriezis, "Electro-optic modulation in integrated photonics," *Journal of Applied Physics*, vol. 130, no. 1, p. 010901, 2021.

[22] P. J. Winzer and R.-J. Essiambre, "Optical receivers," *Journal of Lightwave Technology*, vol. 24, no. 12, pp. 4711–4728, 2006.

[23] B. E. A. Saleh and M. C. Teich, *Fundamentals of Photonics*, 3rd ed. Wiley, 2019.

[24] R. Hamerly, S. Bandyopadhyay, and D. Englund, "Accurate self-configuration of rectangular multiport interferometers," *Physical Review Applied*, vol. 18, p. 024019, 2022.

[25] G. Cauwenberghs, "Analog computing: The residue of moore's law," *Proceedings of the IEEE*, vol. 101, no. 8, pp. 2258–2260, 2013.

[26] H. Zhong, J. Li, Y. He, and Y. Su, "Ultra-low-power consumption silicon electro-optic switch based on photonic crystal nanobeam cavity," *Photonics Research*, vol. 12, no. 8, pp. 1625–1631, 2024.

[27] F. P. Incropera, D. P. DeWitt, T. L. Bergman, and A. S. Lavine, *Fundamentals of Heat and Mass Transfer*, 6th ed. Wiley, 2006.

[28] R. W. Boyd, *Nonlinear Optics*, 4th ed. Academic Press, 2020.

[29] D. Cotter, R. J. Manning, K. J. Blow, A. D. Ellis, A. E. Kelly, D. Nesset, I. D. Phillips, A. J. Poustie, and D. C. Rogers, "Nonlinear optics for high-speed digital information processing," *Science*, vol. 286, no. 5444, pp. 1523–1528, 1999.

[30] Z. Fang *et al.*, "Non-volatile photonic integrated circuits based on optical phase change materials," *Advanced Materials*, vol. 34, p. 2107085, 2022.

[31] H. Zhang *et al.*, "Ultra-low-power phase change optical switches," *ACS Photonics*, vol. 8, pp. 1234–1242, 2021.

[32] P. Xu, J. Zheng, J. K. Doylend, and A. Majumdar, "Low-loss and broadband nonvolatile phase-change directional coupler switches," *ACS Photonics*, vol. 6, no. 2, pp. 553–557, 2019.

[33] Y. Zhang *et al.*, "Broadband transparent optical phase change materials for high-performance nonvolatile photonics," *Nature Communications*, vol. 10, p. 4279, 2019.

[34] W. Zhou *et al.*, "Compact low-loss 1×2 phase-change optical switch based on multimode interference," *Optics Express*, vol. 32, pp. 18 420–18 429, 2024.

[35] H. Bao *et al.*, "Polarization-independent ultra-low-loss slot waveguide directional coupler switch using phase-change materials," *Optica*, vol. 12, pp. 310–318, 2025.

[36] Y. Zhang *et al.*, "Active tuning of structural color and optical cavities using Sb_2S_3 driven by 1064 nm pulses," *Advanced Photonics Research*, vol. 4, p. 2200312, 2023.

[37] J. Pérez-Francés *et al.*, "Nonvolatile optical switch operating at 1064 nm using phase-change antimony trisulfide," *Optica*, vol. 10, pp. 1450–1456, 2023.

[38] M. Miscuglio and V. J. Sorger, "Photonic tensor cores for machine learning," *Applied Physics Reviews*, vol. 7, no. 3, 2020.

[39] F. Barsi and P. Maenpaa, "Error-correcting properties of redundant residue number systems," *IEEE Transactions on Computers*, vol. 100, no. 3, pp. 307–315, 1973.

[40] L.-L. Yang and L. Hanzo, "Ratio-statistic based soft-decision decoding of multiple-level redundant residue number system codes," *IEEE Transactions on Communications*, vol. 50, no. 11, pp. 1740–1748, 2002.

[41] S. Skacel, A. Lochtefeld, A. Davoine, A. Bauer, and I. Radu, "Advances in direct wafer bonding for heterogeneous 3d integration of photonic and electronic circuits," in *Proceedings of the IEEE Electronic Components and Technology Conference (ECTC)*, 2021, pp. 1823–1829.

[42] L. Chang *et al.*, "Heterogeneous integration of lithium niobate and silicon nitride waveguides for wafer-scale photonic integrated circuits on silicon," *Optics Letters*, vol. 42, no. 4, pp. 803–806, 2017.

[43] A. H. Atabaki *et al.*, "Integrating photonics with silicon nanoelectronics for the next generation of systems on a chip," *Nature*, vol. 556, pp. 349–354, 2018.

[44] C. Fenouillet-Beranger *et al.*, "Fdsoi devices with thin box and ground plane integration for 32nm node and below," *Solid-State Electronics*, vol. 53, no. 7, pp. 730–734, 2009.

[45] D. Steckler *et al.*, "Monolithic integration of 80-ghz ge photodetectors and 100-ghz ge electro-absorption modulators in a photonic bicmos technology," *IEEE Transactions on Electron Devices*, vol. 71, pp. 3417–3423, 2024.

[46] K. Achtenberg *et al.*, "Ultra-low-power continuous-time transimpedance amplifiers for massive optical readout," *IEEE Journal of Solid-State Circuits*, vol. 60, no. 1, pp. 112–124, 2025.

[47] N. Modak *et al.*, "Event-driven dynamic latched comparators for avalanche photodiode readout," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 72, no. 3, pp. 445–456, 2025.

[48] R. Claveau *et al.*, "Strongarm latches for integrated silicon photonics receivers," *IEEE Photonics Technology Letters*, vol. 36, no. 8, pp. 991–994, 2024.

[49] J. Zheng *et al.*, "Binary sensing and event-driven topologies in large-scale optical neural networks," *Nature Photonics*, vol. 19, pp. 202–210, 2025.

[50] F. Severini *et al.*, "Trading analog linearity for ultra-low-power binary sensing in silicon photonics," *Optics Express*, vol. 31, no. 15, pp. 24 500–24 515, 2023.

[51] M. Laube *et al.*, "Highly scaled integration for sub-3ff parasitic capacitance receivers," *IEEE Electron Device Letters*, vol. 45, no. 2, pp. 312–315, 2024.

[52] C. Mulberry *et al.*, "Column-shared sample-and-hold multiplexing for dense

photodetector arrays," in *2018 IEEE International Solid-State Circuits Conference (ISSCC)*. IEEE, 2018, pp. 412–414.

[53] Y. Zhang *et al.*, "Rocket: Residue-based optical computing with key exact-integer throughput," in *Proceedings of the International Conference on Supercomputing (ICS)*, 2025.