Kevin Hoser and Alex Schendel

Project 3

27 March 2020

EE 435


DFF w/ Enable (1 bit):


```
module DFF_EN(q, clk, d, reset, en);
output wire q;
input d, clk, reset, en;
wire dp;
mux2_1 mux(dp, q, d, en);
DFF state(q, clk, dp, reset);
endmodule
module DFF(q, clk, d, reset);
output q;
input d, clk, reset;
reg q;

// always @(negedge reset or posedge clk)
always @(negedge reset or posedge clk)
```

```
if (~reset)
    q <= 1'b0;
else
    q <= d;
endmodule


module mux2_1 (z, i0, i1, s);
output z;
input i0, i1, s;
bufif1 (z, i1, s);
bufif0 (z, i0, s);
endmodule</pre>
```






Register (32 bit):

module register32 (q, clk, d, en);
output [31:0] q;
input [31:0] d;
input clk, en;
DFF_EN d1[31:0] (q, clk, d, , en);




endmodule



32:1 MUX (32 bit):

```
mux2 32 a3(z, a, b, s[3]);
module mux32 32 (z, i0, i1, i2, i3, i4, i5, i6, i7,
                    i8, i9, i10, i11, i12, i13, i14,
i15,
                                                          endmodule
                    i16, i17, i18, i19, i20, i21, i22,
i23,
                    i24, i25, i26, i27, i28, i29, i30,
                                                          module mux8 32 (z, i0, i1, i2, i3, i4, i5, i6, i7, s);
i31, s);
                                                          output [31:0] z;
output [31:0] z;
                                                          input [31:0] i0, i1, i2, i3, i4, i5, i6, i7;
input [31:0] i0, i1, i2, i3, i4, i5, i6, i7,
                                                          input [2:0] s;
             i8, i9, i10, i11, i12, i13, i14, i15,
             i16, i17, i18, i19, i20, i21, i22, i23,
                                                          wire [31:0] a, b;
             i24, i25, i26, i27, i28, i29, i30, i31;
input [4:0] s;
                                                          mux4 32 a1(a, i0, i1, i2, i3, s[0], s[1]);
                                                          mux4 32 a2(b, i4, i5, i6, i7, s[0], s[1]);
                                                          mux2 32 a3(z, a, b, s[2]);
wire [31:0] a, b;
mux16 32 a1(a, i0, i1, i2, i3, i4, i5, i6, i7,
                                                          endmodule
               i8, i9, i10, i11, i12, i13, i14, i15,
s[3:0]);
mux16 32 a2(b, i16, i17, i18, i19, i20, i21, i22, i23,
                                                          module mux4 32 (z, i0, i1, i2, i3, s0, s1);
               i24, i25, i26, i27, i28, i29, i30, i31,
s[3:0]);
                                                          output [31:0] z;
mux2 32 a3(z, a, b, s[4]);
                                                          input [31:0] i0, i1, i2, i3;
                                                          input s0, s1;
endmodule
                                                          wire [31:0] a, b;
module mux16 32 (z, i0, i1, i2, i3, i4, i5, i6, i7,
                    i8, i9, i10, i11, i12, i13, i14,
                                                          mux2 32 a1(a, i0, i1, s0);
i15, s);
                                                          mux2 32 a2(b, i2, i3, s0);
                                                          mux2 32 a3(z, a, b, s1);
output [31:0] z;
input [31:0] i0, i1, i2, i3, i4, i5, i6, i7,
                                                          endmodule
             i8, i9, i10, i11, i12, i13, i14, i15;
input [3:0] s;
wire [31:0] a, b;
mux8 32 a1(a, i0, i1, i2, i3, i4, i5, i6, i7, s[2:0]);
mux8 32 a2(b, i8, i9, i10, i11, i12, i13, i14, i15,
s[2:0]);
```

]▼	Msgs																							
	32'h00000000	32'h000000000	32'h000000001	32'h0000	0002 32h0	00000003	32'h000000004	32'h0000	00005	32'h000000	06 32'h(0000007	32'h000	80000	32'h0000	0009	32'h0000	000a (32	h0000000b	32'h00000	00c	32'h000000	1e (32'h00	000001f
	32'h00000000	32'h000000000																						
-🔷 /test_mux32_32/i1	32'h00000001	32h00000001																						
	32'h00000002	32'h000000002																						
	32'h00000003	32'h00000003																						
/test_mux32_32/i4	32'h00000004	32h00000004																						
	32'h00000005	32'h00000005																						
	32'h00000006	32'h00000006																						
	32'h00000007	32'h000000007																						
	32'h00000008	32'h000000008																						
	32'h00000009	32'h000000009																						
	32'h0000000a	32'h00000000a																						
	32'h0000000b	32'h0000000b																						
	32'h0000000c	32'h00000000c																						
	32'h0000000d	32'h0000000d																						
	32'h0000000e	32'h00000000e																						
	32'h0000000f	32'h00000000f																						
	32'h00000010	32'h00000010																						
	32'h00000011	32'h00000011																						
	32'h00000012	32'h00000012																						
	32'h00000013	32'h000000013																						
	32'h00000014	32'h000000014																						
	32'h00000015	32'h00000015																						
	32'h00000016	32'h00000016																						
	32'h00000017	32'h00000017																						
	32'h00000018	32'h000000018																						
	32'h00000019	32'h00000019																						
	32'h0000001a	32'h0000001a																						
	32'h0000001b	32'h0000001b																						
	32'h0000001c	32'h0000001c																						
/ /test_mux32_32/i29		32'h00000001d																						
/test_mux32_32/i30		32'h0000001e																						
/test_mux32_32/i31	32'h0000001f	32'h0000001f																						
	5'h00	5'h00	[5h01	15h02	Į 5'h03	3	I 5'h04	. 5'h05		5'h06	Ĭ 5'h0		5'h08		5'h09		5'h0a	, 5'h	0b	. 5'h0c		5h1e	5'h1f	




5:32 Decoder (1 bit):

```
output [31:0] d;
                                                           and a30(d[26], e[26], en);
input [4:0] i;
                                                           and a31(d[27], e[27], en);
input en;
                                                           and a32(d[28], e[28], en);
                                                           and a33(d[29], e[29], en);
wire i4 not;
                                                           and a34(d[30], e[30], en);
wire [31:0] e;
                                                           and a35(d[31], e[31], en);
not a1(i4 not, i[4]);
                                                           endmodule
decoder4 16 a2(e[15:0], i[3:0], i4 not);
                                                          module decoder4 16 (d, i, en);
decoder4 16 a3(e[31:16], i[3:0], i[4]);
                                                           output [15:0] d;
and a4(d[0], e[0], en);
                                                           input [3:0] i;
and a5(d[1], e[1], en);
                                                           input en;
and a6(d[2], e[2], en);
                                                          wire i3 not;
and a7(d[3], e[3], en);
                                                          wire [15:0] e;
and a8(d[4], e[4], en);
and a9(d[5], e[5], en);
and a10(d[6], e[6], en);
                                                           not a1(i3 not, i[3]);
and all(d[7], e[7], en);
                                                           decoder3 8 a2(e[7:0], i[2:0], i3_not);
and a12(d[8], e[8], en);
and a13(d[9], e[9], en);
                                                           decoder3 8 a3(e[15:8], i[2:0], i[3]);
and a14(d[10], e[10], en);
and a15(d[11], e[11], en);
                                                           and a4(d[0], e[0], en);
and a16(d[12], e[12], en);
                                                           and a5(d[1], e[1], en);
and a17 (d[13], e[13], en);
                                                           and a6(d[2], e[2], en);
and a18 (d[14], e[14], en);
                                                           and a7(d[3], e[3], en);
and a19(d[15], e[15], en);
                                                           and a8(d[4], e[4], en);
                                                           and a9(d[5], e[5], en);
and a20 (d[16], e[16], en);
                                                           and a10(d[6], e[6], en);
and a21(d[17], e[17], en);
                                                           and all(d[7], e[7], en);
                                                           and a12(d[8], e[8], en);
and a22(d[18], e[18], en);
and a23(d[19], e[19], en);
                                                           and a13(d[9], e[9], en);
and a24(d[20], e[20], en);
                                                           and a14(d[10], e[10], en);
and a25(d[21], e[21], en);
                                                           and a15(d[11], e[11], en);
and a26(d[22], e[22], en);
                                                           and a16(d[12], e[12], en);
and a27 (d[23], e[23], en);
                                                           and a17(d[13], e[13], en);
and a28(d[24], e[24], en);
                                                           and a18 (d[14], e[14], en);
and a29(d[25], e[25], en);
                                                           and a19(d[15], e[15], en);
```

```
and a10(d[6], e[6], en);
endmodule
                                                          and all(d[7], e[7], en);
                                                          endmodule
module decoder3 8 (d, i, en);
                                                          module decoder2 4 (d3, d2, d1, d0, i1, i0, en);
output [7:0] d;
input [2:0] i;
                                                          output d3, d2, d1, d0;
input en;
                                                          input i1, i0, en;
wire i2 not;
                                                          wire i1 not, i0 not;
wire [7:0] e;
                                                          wire e0, e1, e2, e3;
not a1(i2 not, i[2]);
                                                          not a1(i1 not, i1);
                                                          not a2(i0 not, i0);
decoder2 4 a2(e[3], e[2], e[1], e[0], i[1], i[0],
                                                          and a3(e0, i1 not, i0 not);
                                                          and a4(e1, i1 not, i0);
i2 not);
decoder2 4 a3(e[7], e[6], e[5], e[4], i[1], i[0], i[2]); and a5(e2, i1, i0 not);
                                                          and a6(e3, i1, i0);
and a4(d[0], e[0], en);
                                                          and a7 (d0, e0, en);
and a5(d[1], e[1], en);
                                                          and a8 (d1, e1, en);
                                                          and a9(d2, e2, en);
and a6(d[2], e[2], en);
and a7(d[3], e[3], en);
                                                          and a10(d3, e3, en);
and a8(d[4], e[4], en);
                                                          endmodule
and a9(d[5], e[5], en);
```

≨ 1+	Msgs							
+	5'h05	(5'h00	5'h01	5'h02	5'h03	5'h04	, 51 <mark>,</mark> 05	
/test_decoder5_32/en	1'h1							
+-/> /test_decoder5_32/d	32'h00000020	32'h00000001	32'h00000002	32'h00000004	32'h00000008	32'h00000010	32h000000)20

, 5'h06	1.5'h07	, 5'h08	. 5'h09	, 5'h0a	, 5'h0b	[5'h0c	Ĭ 5'h0d
						M =	
32'h00000040	32'h00000080	32'h00000100	32'h00000200	32'h00000400	32'h00000800	32'h00001000	32'h00002000



Register File (32 bit):

```
module registerFile32 (a, b, clk, d, w sel, w en, a sel, register32 reg20 (q[20], clk, d, en int[20]);
b_sel);
                                                         register32 reg21 (q[21], clk, d, en int[21]);
                                                         register32 reg22 (q[22], clk, d, en int[22]);
                                                         register32 reg23 (q[23], clk, d, en int[23]);
output [31:0] a, b;
                                                         register32 reg24 (q[24], clk, d, en int[24]);
input [31:0] d;
                                                         register32 reg25 (q[25], clk, d, en int[25]);
input clk, w en;
input [4:0] w sel, a sel, b sel;
                                                         register32 reg26 (q[26], clk, d, en int[26]);
                                                         register32 reg27 (q[27], clk, d, en int[27]);
wire [31:0] q [31:0];
                                                         register32 reg28 (q[28], clk, d, en int[28]);
wire [31:0] en int;
                                                         register32 reg29 (q[29], clk, d, en int[29]);
                                                         register32 reg30 (g[30], clk, d, en int[30]);
decoder5 32 enable select (en int, w sel, w en);
                                                         register32 reg31 (q[31], clk, d, en int[31]);
register32 reg0 (q[0], clk, d, en int[0]);
register32 reg1 (q[1], clk, d, en int[1]);
                                                         mux32 32 muxA (a, q[0], q[1], q[2], q[3], q[4], q[5],
register32 reg2 (q[2], clk, d, en int[2]);
                                                         q[6], q[7],
register32 reg3 (q[3], clk, d, en int[3]);
                                                                             q[8], q[9], q[10], q[11], q[12],
register 32 reg4 (q[4], clk, d, en int[4]);
                                                         q[13], q[14], q[15],
register32 reg5 (g[5], clk, d, en int[5]);
                                                                             q[16], q[17], q[18], q[19], q[20],
register32 reg6 (q[6], clk, d, en int[6]);
                                                         q[21], q[22], q[23],
register32 reg7 (q[7], clk, d, en int[7]);
                                                                             q[24], q[25], q[26], q[27], q[28],
register32 reg8 (q[8], clk, d, en int[8]);
                                                         q[29], q[30], q[31], a sel);
register32 reg9 (q[9], clk, d, en int[9]);
                                                         mux32 32 muxB (b, q[0], q[1], q[2], q[3], q[4], q[5],
register32 reg10 (q[10], clk, d, en int[10]);
                                                         q[6], q[7],
register32 reg11 (q[11], clk, d, en int[11]);
                                                                             q[8], q[9], q[10], q[11], q[12],
register32 reg12 (q[12], clk, d, en int[12]);
                                                         q[13], q[14], q[15],
register32 reg13 (q[13], clk, d, en int[13]);
                                                                             q[16], q[17], q[18], q[19], q[20],
register32 reg14 (g[14], clk, d, en int[14]);
                                                         q[21], q[22], q[23],
register32 reg15 (q[15], clk, d, en int[15]);
                                                                             q[24], q[25], q[26], q[27], q[28],
register32 reg16 (q[16], clk, d, en int[16]);
                                                         q[29], q[30], q[31], b sel);
register32 reg17 (q[17], clk, d, en int[17]);
register32 reg18 (q[18], clk, d, en int[18]);
                                                         endmodule
register32 reg19 (q[19], clk, d, en int[19]);
```


(*) → Ms	Isgs														
II →t_RegisterFile32/a 32'h	1			+						32'h333	33333		-		
II - ✓t_RegisterFile32/b 32'h	1									32'h888	88888		}		
 → …t_RegisterFile32/d 32'h	٦	32'h88888888	32'h33333333		32'h	7777777		32'h6666	66666				32'h222	22222	
egisterFile32/dk 1'h0	0														
→ …egisterFile32/w_en 1'h1	1														
1 1 1 1 1 1 1 1 1 1	08	5'h08	5'h03		, 5'h0	7		5'h06					5'h02		
≖ - 分 …egisterFile32/a_sel 5'h0	00	5'h00								5'h03			5'h00		
III →egisterFile32/b_sel 5'h0	00	5'h00								5'h08			5'h00		
·															

				32'h999	99999	-					32'h272	72727				(32'hffff	fff	-			32'h99
				32'h999	99999						32'h272	72727					32'hffff	fff				32'h99
32'h999	99999						32'h272	72727					32'hffff	ffff						32'h5a5	a5a5a	
5'h09							5'h1b						5'h1f							5'h09		
		5'h09					5'h00		5'h1b				5'h00		5'h1f					5'h00		5'h09
		5'h09					5'h00		5'h1b				5'h00		5'h1f					5'h00		5'h09

Shift Left (32 bit):

```
module shiftLeft32 (out, a, b);
output [31:0] out;
input [31:0] a, b;
assign out = a << b;
endmodule</pre>
```


\$ 1 ₹ 1	Msgs					
II - / /test_shiftLeft32/out	32'h	32'h22222220	(32'h00000000	32'h00000100	(32'h00010000	, 32'h00000000
→ /test_shiftLeft32/a	32'h	32'h11111110	(32'hffffffe	32'h00000001	(32h00010000	
+	32'h	32'h00000001) 32'h0000001f	32'h00000008	(32h0000000	32'h0000001f



Shift Right (32 bit):

```
module shiftRight32 (out, a, b);
output [31:0] out;
input [31:0] a, b;
assign out = a >> b;
endmodule
```


≨ 1 •	Msgs							
+-/ /test_shiftRight32Arithmetic/out	32'h08888888	32'h08888888	32'hfffffff	32'h00000000	32'h00010000	32'h00000000	32'hffff0002	32'hffffe002
∓ - ∜ /test_shiftRight32Arithmetic/a	32'h11111110	32'h11111110	32'hfffffffe	32'h00000001	32'h00010000		32'h80010000	32'hf0010000
	32'h00000001	32'h00000001	32'h0000001f	32'h00000008	32'h00000000	32'h0000001f	32'h0000000f	
,								



Shift Right with Sign Extension (32 bit):


```
module shiftRight32Arithmetic (out, a, b);
output [31:0] out;
input signed [31:0] a, b;
assign out = a >>> b;
endmodule
```

€ 1 •	Msgs							
+ /test_shiftRight32Arithmetic/out	32'h08888888	32'h08888888	32'hfffffff	32'h00000000	32'h00010000	32'h00000000	32'hffff0002	32'hffffe002
+ /test_shiftRight32Arithmetic/a	32'h11111110	32'h11111110	32'hfffffffe	32'h00000001	32'h00010000		32'h80010000	32'hf0010000
	32'h00000001	32'h00000001	32'h0000001f	32'h000000008	32'h000000000	32'h0000001f	32'h0000000f	



ALU (32 bit):

```
module ALU(out, a, b, op);
output [31:0] out;
input [31:0] a, b;
input [3:0] op;
wire [31:0] add, sub, my_and, my_or, my_xor, my_xnor,
            my_shl, my_shr, my_sra;
full adder 32 adder(, add, a, b, 1'b0);
full subtractor 32 subber(, sub, a, b, 1'b0);
and 3\overline{2} and er (my and, a, b);
or32 orer(my or, a, b);
xor32 xorer(my xor, a, b);
xnor32 xnorer(my xnor, a, b);
shiftLeft32 shiftLefter(my shl, a, b);
shiftRight32 shiftRighter(my shr, a, b);
shiftRight32Arithmetic shiftRightAer(my sra, a, b);
mux16 32 muxer(out, add, sub, , , , , , ,
    my_and, my_or, my_xor, my_xnor, my_shl, my_shr, my_sra, , op);
```



۵n	dm	lod	111	ے 1
CII	un	\cup	·u.	r c

\$ 1 ₹ 1	Msgs						
→ /ALU_tb/out	32'hxxxxxxxxx		32'hde3cc3ed	32'ha7c42e34	32'h10101000	32'h 1dcfebdd	, 32'hb 1d513c4
II - → /ALU_tb/a	32'hxxxxxxxxx		32'hbc157222	32'h00000000	32'h10101010	32'h0189abcd	32'he9eec208
II - → /ALU_tb/b	32'hxxxxxxxxx		32'h222751cb	32'h583bd1cc		32'h1dc74a54	32'h583bd1cc
_ - → /ALU_tb/op	4'hx		4'h0	4'h1	4'h8	4'h9	4'ha
		<u> </u>					
32'hc08d7f59				32'hffeffff0	32'h007fffbf	32'hffffffe	
32'h1fbc8148	32'h2416e099	32'h687f3b5a	, 32'h555984ab	32'hfffeffff	32'hffff7fff	32'h8000000	32'h23337af9
32'h20ce01ee	32'h3ef9d5ec	32'h71252c6f	32'h6c886316	32'h00000004	32'h00000009	32'h0000001e	32'h89bfe491
4'hb	4h2	(4h3	4'h4	4'hc	4'hd	4'he	4'hf