
Kevin Hoser and Alex Schendel EE 435 Project 4 9 April 2020

RAM

```
`include "HEADER.vh"
module RAM(Data, clk, rdEn, wrEn, reset, Addr);
parameter MEMDEPTH = 256;
parameter DWIDTH = 32;
parameter AWIDTH = 8;
inout [DWIDTH-1:0] Data;
input clk;
input rdEn, wrEn; // active high enable, one-hot
input [AWIDTH-1:0] Addr;
input reset;
tri [DWIDTH-1:0] Data;
reg [DWIDTH-1:0] dataOut;
reg [DWIDTH-1:0] storage [MEMDEPTH-1:0];
integer i;
assign Data = (~wrEn && rdEN) ? storage[Addr] : {DWIDTH{1'bz}};
//Resets the entire RAM by iterating through the registers
always @(negedge reset) begin
   for (i = 0; i < MEMDEPTH; i = i + 1) begin
        storage[i] = 32'b0;
    end
end
//Initialize a DFF to set the data properly. See header.vh
`DFFE(storage[Addr], Data, wrEn, reset, clk)
endmodule
```



RAM Testbench

```
`timescale 1ns / 1ns
module RAM tb();
parameter MEMDEPTH = 256;
parameter DWIDTH = 32;
parameter AWIDTH = 8;
tri [DWIDTH-1:0] Data;
reg clk;
reg rdEn, wrEn; // active high enable, one-hot
reg [AWIDTH-1:0] Addr;
reg reset;
reg [DWIDTH-1:0] Payload;
// clock
always begin
   clk = 0;
    forever #10 clk = !clk;
end
assign Data = (wrEn) ? Payload : {DWIDTH{1'bz}};
RAM dut(Data, clk, rdEn, wrEn, reset, Addr);
initial begin
    // reset RAM
    reset = 1;
    #5 \text{ reset} = 0;
    #5 \text{ reset} = 1;
    // write to Addr 0
    Payload = $random; Addr = 8'h00; rdEn = 1'b0; wrEn = 1'b1;
    // write to Addr 1
    #20 Payload = $random; Addr = 8'h01; rdEn = 1'b0; wrEn = 1'b1;
    // read from Addr 0
    #20 Addr = 8'h00; rdEn = 1'b1; wrEn = 1'b0;
    // read from Addr 1
    #20 Addr = 8'h01; rdEn = 1'b1; wrEn = 1'b0;
    // do nothing
    #20 \text{ rdEn} = 1'b0; \text{ wrEn} = 1'b0;
    // read from Addr 0
    #20 Addr = 8'h00; rdEn = 1'b1; wrEn = 1'b0;
    // write to Addr 1
    #20 Payload = $random; Addr = 8'h01; rdEn = 1'b0; wrEn = 1'b1;
    // read from Addr 1
    #20 Addr = 8'h01; rdEn = 1'b1; wrEn = 1'b0;
end
endmodule
```

& 1 ₹	Msgs																
√RAM_tb/dk	1'h0																
-/-/RAM_tb/Addr	8'hxx		8'h00		8'h01		8'h00		8'h01			8'h00		8'h01			
<pre>/RAM_tb/reset</pre>	1'h1																
<pre>/RAM_tb/rdEn</pre>	1'hx																
<pre>/RAM_tb/wrEn</pre>	1'hx						1										
+	32'hxxxxxxxxx		32'h1215	3524	32'hc089	5e81								32'h8484	d609		
🛨 🥠 /RAM_tb/Data	32'hxxxxxxxxx		32'h1215	3524	32'hc089	5e81	32'h1215	352 4	32'hc089	e81		32'h1215	352 4	32'h8484	d609	32'h8484d	609
-/		32'h	00000000														
-/		32'h	00000000		32'hc089	5e81								32'h8484	d609		
-/	32'hxxxxxxxxx	-	32h1215	3524													

Memory Controller

```
module MemControl(Data_in, Data, rdEn, wrEn, Addr, Ready, clk, Addr_in, RW, Valid);
parameter MEMDEPTH = 256;
parameter DWIDTH = 32;
parameter AWIDTH = 8;
inout Data in;
inout Data;
output reg rdEn, wrEn;
output reg [AWIDTH-1:0] Addr;
                                        7:0
output reg Ready;
input clk;
input [15:0] Addr_in;
input RW;
input Valid;
tri [DWIDTH-1:0] Data in, Data;
assign Data = (wrEn) ? Data in : {DWIDTH{1'bz}};
assign Data_in = (RW) ? Data : {DWIDTH{1'bz}};
always @(posedge clk) begin
    // only run when the inputs valid
    if(Valid) begin
        Ready = 0;
        // wait one cycle to read the address
        wait(~clk);
        wait(clk);
        Addr = Addr in[AWIDTH-1:0];
        if (~RW)
            wrEn = 1; // write
        else
            rdEn = 1; // read
        // wait one cycle to write/read from ram
        wait(~clk);
        wait(clk);
        // add two cycles of arbitary delay
        wait(~clk);
        wait(clk);
        wait(~clk);
        wait(clk);
        // tell CPU we're done and disable RAM
        Ready = 1;
        rdEn = 0;
```

endmodule

end

end

wrEn = 0;


Header File

```
`ifndef HEADER
`define HEADER

//Macro to properly set the data of a reg in the RAM
`define DFFE(q, d, en, reset, clk) \
        always @(posedge clk) begin \
        if (reset) \
            q <= (en) ? d : q; \
        end

`endif</pre>
```


RAM / Memory Controller Combined Block-Diagram



Memory Controller Testbench

```
`timescale 1ns / 1ns
module MemControl tb();
parameter MEMDEPTH = 256;
parameter DWIDTH = 32;
parameter AWIDTH = 8;
// component variables
tri [DWIDTH-1:0] Data in, Data;
wire rdEn, wrEn;
wire [AWIDTH-1:0] Addr;
wire Ready;
reg clk;
reg reset;
reg [15:0] Addr in;
rea RW;
reg Valid;
MemControl dut(Data_in, Data, rdEn, wrE
n, Addr, Ready, clk, Addr_in, RW, Valid
);
RAM ram(Data, clk, rdEn, wrEn, reset, A
ddr);
// clock
always begin
   clk = 0;
   forever #10 clk = !clk;
reg [DWIDTH-1:0] myData;
assign Data in = (~RW) ? myData : {DWID
TH{1'bz}};
initial
begin
   // reset RAM
   reset = 1;
   #5 reset = 0;
```

```
#5 \text{ reset} = 1;
    // write to Addr 0
   myData = $random; Addr in = 16'h000
0; RW = 0; Valid = 1;
   wait(~Ready);
    wait (Ready);
    Valid = 0;
    // write to Addr 1
    #20 myData = $random; Addr in = 16'
h0001; RW = 0; Valid = 1;
   wait(~Ready);
    wait (Ready);
   Valid = 0;
    // write to Addr 2
    #20 myData = $random; Addr in = 16'
h0002; RW = 0; Valid = 1;
   wait(~Ready);
    wait(Ready);
    Valid = 0;
    // read from Addr 0
   #20 myData = {DWIDTH{1'bz}}; Addr i
n = 16'h0000; RW = 1; Valid = 1;
    wait(~Ready);
    wait (Ready);
    Valid = 0;
    // read from Addr 2
    #20 myData = {DWIDTH{1'bz}}; Addr i
n = 16'h0002; RW = 1; Valid = 1;
   wait(~Ready);
    wait(Ready);
    Valid = 0;
    // read from Addr 1
    #20 myData = {DWIDTH{1'bz}}; Addr i
n = 16'h0001; RW = 1; Valid = 1;
    wait(~Ready);
    wait(Ready);
    Valid = 0;
end
endmodule
```



Multiplier

```
module multiply_32(prod, a, b);
parameter WIDTH = 32;
output [WIDTH-1:0] prod;
input [WIDTH-1:0] a, b;
assign prod = a * b;
```

endmodule

Divider

```
module divide_32(out, a, b);
parameter WIDTH = 32;
output [WIDTH-1:0] out;
input [WIDTH-1:0] a,b;
assign out = a / b;
endmodule
```

Comparator

```
module comp_32(lt, eq, gt, a, b);
parameter WIDTH = 32;
output [WIDTH-1:0] lt, eq, gt;
input [WIDTH-1:0] a, b;
assign lt = {{31'b0}, {a < b}};
assign eq = {{31'b0}, {a == b}};
assign gt = {{31'b0}, {a > b}};
```

ALU

```
module ALU(out, a, b, op);
output [31:0] out;
input [31:0] a, b;
input [3:0] op;
wire [31:0] add, sub, my and, my or, my xor, my xnor,
            my_shl, my_shr, my_sra, my_mult, my_div,
            my_lt, my_gt, my_eq;
full_adder_32 adder(, add, a, b, 1'b0);
full_subtractor_32 subber(, sub, a, b, 1'b0);
and32 ander(my_and, a, b);
or32 orer (my or, a, b);
xor32 xorer(my_xor, a, b);
xnor32 xnorer(my_xnor, a, b);
shiftLeft32 shiftLefter(my_shl, a, b);
shiftRight32 shiftRighter(my_shr, a, b);
shiftRight32Arithmetic shiftRightAer(my_sra, a, b);
multiply 32 multiplierer (my mult, a, b);
divide 32 dividerer(my_div, a, b);
comp_32 comparatorer(my_lt, my_eq, my_gt, a, b);
mux16_32 muxer(out, add, sub, my_mult, my_div, my_lt, my_eq, my_gt, ,
   my_and, my_or, my_xor, my_xnor, my_shl, my_shr, my_sra, , op);
```

endmodule

ALU Testbench

```
`timescale 1ns / 1ns
                                                                   \#10 a = 32'h555984ab; b = 32'h6c886316; op = 4'h4;
                                                                   \#10 a = 32'hFFFEFFFF; b = 32'h00000004; op = 4'hC;
module ALU tb();
                                                                   \#10 a = 32'hFFFF7FFF; b = 32'h00000009; op = 4'hD;
                                                                   #10 a = 32'h80000000; b = 32'h0000001E; op = 4'hE;
wire [31:0] out;
                                                                   \#10 a = 32'h23337af9; b = 32'h89bfe491; op = 4'hF;
reg [31:0] a, b;
reg [3:0] op;
                                                                // empty
ALU dut(out, a, b, op);
                                                                   #10 a = 32'h000000000; b = 32'h00000000; op = 4'h0;
initial // Test stimulus
                                                                   \#10 a = 32'h62202dfd; b = 32'h15ff1963; op = 4'h2;
 begin
                                                                   \#10 a = 32'hd9de66ad; b = 32'h2edd939c; op = 4'h3;
   \#10 a = 32'hBC157222; b = 32'h222751CB; op = 4'h0;
                                                                   \#10 a = 32'h7fa3036c; b = 32'h3e845481; op = 4'h4;
   \#10 a = 32'h000000000; b = 32'h583bd1cc; op = 4'h1;
                                                                   \#10 a = 32'h65b3a971; b = 32'hcc309e27; op = 4'h5;
   \#10 a = 32'h1010101010; b = 32'h583bd1cc; op = 4'h8;
                                                                   \#10 a = 32'hcbd67161; b = 32'h2fb505fb; op = 4'h6;
   \#10 a = 32'h0189ABCD; b = 32'h1DC74A54; op = 4'h9;
   \#10 a = 32'he9eec208; b = 32'h583bd1cc; op = 4'hA;
                                                                   #10 $stop;
   \#10 a = 32'h1fbc8148; b = 32'h20ce01ee; op = 4'hB;
                                                                 end
   \#10 a = 32'h2416e099; b = 32'h3ef9d5ec; op = 4'h2;
   \#10 a = 32'h687f3b5a; b = 32'h71252c6f; op = 4'h3;
                                                               endmodule
```

-/ /ALU_tb/out	32'ha6f27dd7	(32'h00000000	32'ha6f27dd7	32'h00000004	32'h00000000		32'h0000001
II → /ALU_tb/a	32'h62202dfd	32'h00000000	32'h62202dfd	32'hd9de66ad	32'h7fa3036c	32'h65b3a971	32'hcbd67161
_→ /ALU_tb/b	32'h15ff1963	32'h00000000	32'h15ff1963	32'h2edd939c	32'h3e845481	32'hcc309e27	32'h2fb50\$fb
	4'h2	4'h0	(4'h2	4'h3	4h4	4h5	4'h6

CPU

```
`include "header.vh"
module CPU;
parameter IWIDTH = 32;
parameter DWIDTH = 32;
parameter AWIDTH = 10;
reg clk;
// configure IR, MDR, MAR
reg [IWIDTH-1:0] IR;
req [DWIDTH-1:0] MDR;
reg [AWIDTH-1:0] MAR;
wire [IWIDTH-1:0] IR nxt;
wire [DWIDTH-1:0] MDR nxt;
wire [AWIDTH-1:0] MAR_nxt;
`DFFE(IR, IR nxt, 1'b1, 1'b1, clk);
`DFFE(MDR, MDR nxt, 1'b1, 1'b1, clk);
`DFFE(MAR, MAR_nxt, 1'b1, 1'b1, clk);
\ensuremath{//} configure memory controller and RAM
tri [DWIDTH-1:0] Data_in, Data;
wire rdEn, wrEn;
wire [7:0] Addr;
wire Ready;
reg reset;
reg [15:0] Addr_in;
req RW;
reg Valid;
assign Data in = (\sim RW) ? MDR : \{DWIDTH\{1'bz\}\};
MemControl m control(Data in, Data, rdEn, wrEn, Addr, Ready, clk, MAR[7:0], RW, Valid)
RAM ram(Data, clk, rdEn, wrEn, reset, Addr);
// clock
always begin
   clk = 0;
    forever #10 clk = !clk;
end
endmodule
```