#### **Conditional Branch Instruction**

What are branch instruction? Explain, how a branch instruction works with an example and suitable diagrams.


The branch instructions are used to change the sequence of instruction execution. To solve problems or to implement different types of algorithms, users/programmers use branch instructions to change the sequence of instruction execution in a program by skipping some instructions or calling functions etc..

A program contains 10 instructions, each of one Byte and loaded into a byte addressable RAM starting at memory address 100.

If there is no branch instruction in the program, the CPU will fetch & process instructions in sequence as it appears in the program and loaded in memory location. It means, the CPU will fetch & process Inst-1, followed by Inst-2, Inst-3, Inst-4 so on and continue until the end of the list.

| Memory address | contents |
|----------------|----------|
| 100            | Inst-1   |
| 101            | Inst-2   |
| 102            | Inst-3   |
| 103            | Inst-4   |
| 104            | Inst-5   |
| 105            | Inst-6   |
| 106            | Inst-7   |
| 107            | Inst-8   |
| 108            | Inst-9   |
| 109            | Inst-10  |

each inst of 1 Byte RAM byte addressable



Branch instructions are divided into two categories: (i) Unconditional Branch and (ii) Conditional branch instructions.

The general format of Unconditional Branch instructions is as follows

| Opcode | Target Address                       |  |
|--------|--------------------------------------|--|
|        | (Memory address to read instruction) |  |
| JUMP   | 106                                  |  |

A program contains 10 instructions, each of one Byte and loaded into a byte addressable RAM starting at memory address 100.

Inst-3 is an unconditional branch instruction:


## **JUMP 106**

When the program is run, CPU fetches & executes Inst-1 followed by Inst-2 and Inst-3. Here Inst-3 is an unconditional Jump instruction and it instructs the CPU to Jump to memory address 106 (Target Address) to read next instruction. So after processing Inst-3, the CPU changes the sequence of instructions, that means it does not process Inst-4, Inst-5 rather it Jumps to Inst-7. The CPU will read Inst-7 and process it. Moreover the CPU will continue to process following instruction in sequence from memory address 106 until there appears another conditional instruction.

| Memory address       | contents                          |
|----------------------|-----------------------------------|
| 100                  | Inst-1; simple ALU inst           |
| 101                  | Inst-2; simple ALU inst           |
| 102                  | Inst-3; Unconditional Branch Inst |
|                      | JUMP 106                          |
| 103                  | Inst-4                            |
| 104                  | Inst-5                            |
| 105                  | Inst-6                            |
| > <mark>106</mark> → | Inst-7 (Next Instruction)         |
| <br>107              | Inst-8                            |
| 108                  | Inst-9                            |
| 109                  | Inst-10                           |

Datapath design for Fetch unit for Unconditional JUMP Instructions:

| JUMP | Branch Target Address |
|------|-----------------------|
|      |                       |
|      |                       |



O Unconditional branch CHANGE THE sequence of instruction as instructed in Instruction

# **Conditional Branch instructions**

The general format of Conditional Branch instructions is as follows

| Opcode | Reg-1 | Reg-2 | Relative Branch Target Address   |  |
|--------|-------|-------|--|--|
|        |       |       | (offset: to be added to current PC to calculate address of next instruction) |  |
| BEQ    | R1    | R2    | 4  |  |

A program contains 10 instructions, each of one Byte and loaded into a byte addressable RAM starting at memory address 100.

Inst-3 is an conditional branch instruction:

BEQ R1, R2, 4

When the program is run, CPU fetches & executes Inst-1 followed by Inst-2 and Inst-3. Here Inst-3 is a conditional Branch instruction. Please note that when Inst-3 is decoded, the PC is incremented by one (PC = PC + 1 = 103) to point Inst-4 but Inst-3 is still under processing. Since Inst-3 is a conditional Branch Instruction, the CPU will evaluate the condition as indicted in the opcode. In this example instruction, the CPU will check whether the content of register R1 is equal to content of R2. In order to check the condition, CPU will read the contents of R1 and R2 and a subtraction operation can be performed at ALU. If the result of subtraction is found zero, then the condition is said to be evaluated TRUE. On the other hand, after subtraction, if the result is found non-zero, the condition is said to be evaluated FALSE.

In any conditional branch instruction, first the condition is evaluated (TRUE/FALSE). If the condition is evaluated TRUE, the CPU will switch/change the sequence of instruction. If the condition is evaluated FALSE, the CPU will continue the sequence of instruction, means, Inst-4 will be fetched/processed next followed by Inst-5, Inst-6 so on.

If the condition is evaluated TRUE, the CPU will read next Instruction from a new location of RAM. The address of the location is called Branch Target address. As mentioned earlier, when Inst-3 was decoded, the program counter was incremented by one to point next instruction that was loaded in RAM. When the condition is evaluated TRUE, "Relative Branch Target Address" or the Offset value given in the instruction will be added to current content of PC to calculate the address of next Instruction.

$$PC = PC + 1 + Offset$$
  
Here  $PC = 102 + 1 + 4 = 107$ 


Now the CPU will switch/Jump to memory address 107 (Target Address) to read next instruction. So after processing Inst-3, the CPU changes the sequence of instructions, that means it does not process Inst-4, Inst-5 rather it Jumps to Inst-8. The CPU will read Inst-8 and process it. Moreover the CPU will continue to process following instruction in sequence from memory address 106 until there appears another conditional instruction.

| Memory address | contents                           |
|----------------|------------------------------------|
| 100            | Inst-1; simple ALU inst            |
| 101            | Inst-2; simple ALU inst            |
| 102            | Inst-3; Conditional Branch Inst    |
|                | BEQ R1, R2, 4 (condition evaluated |
|                | TRUE)                              |
| 103            | Inst-4                             |
| 104            | Inst-5                             |
| 105            | Inst-6                             |
| 106            | Inst-7                             |
| <b>→</b> 107   | Inst-8                             |


| 108 | Inst-9  |
|-----|---------|
| 109 | Inst-10 |

Datapath

## o Conditional branch




Datapath




In case the condition ifs evaluated FALSE, the CPU will follow the current sequence, it means that the current content of PC (103) will point the next instruction. So CPU will fetch and process Inst-4 followed by Inst-5, Inst-6 so on.

| Memory address       | contents                           |
|----------------------|------------------------------------|
| 100                  | Inst-1; simple ALU inst            |
| 101                  | Inst-2; simple ALU inst            |
| 102                  | Inst-3; Conditional Branch Inst    |
|                      | BEQ R1, R2, 4 (condition evaluated |
|                      | FALSE)                             |
| → <mark>103</mark> — | Inst-4                             |
| 104                  | Inst-5                             |
| 105                  | Inst-6                             |
| 106                  | Inst-7                             |
| 107                  | Inst-8                             |
| 108                  | Inst-9                             |
| 109                  | Inst-10                            |

Datapath



#### Datapath



#### **Branch Instructions**

- Unconditional branch
- Conditional branch
  - Branch IF condition is True

If condition is False....continue

Another example:

Assume, a program contains 100 instructions, each of 32 bits (4 Bytes) and loaded into a byte addressable RAM starting at memory address 100. Each Instruction (Machine Code) would require 4 addressable locations (shown below) and Program Counter (PC) would be incremented by 4 to point next instruction once an instruction is fetched/executed.

When the program is run, CPU fetches & executes Inst-1 followed by Inst-2. Here Inst-2 is a conditional Branch instruction.

Here Inst-2 is a conditional Branch Instruction: BEQ R1, R2, 96

Please note that when Inst-2 is decoded, the PC is incremented by 4 (PC = PC + 4 = 104 + 4 = 108) to point Inst-3 but Inst-2 is still under processing. Since Inst-2 is a conditional Branch Instruction, the CPU will evaluate the condition as indicted in the opcode. In this example instruction, the CPU will check whether the content of register R1 is equal to content of R2. In order to check the condition, CPU will read the contents of R1 and R2 and a subtraction operation can be performed at ALU. If the result of subtraction is found zero, then the condition is said to be evaluated TRUE. On the other hand, after subtraction, if the result is found non-zero, the condition is said to be evaluated FALSE.

In any conditional branch instruction, first the condition is evaluated (TRUE/FALSE). If the condition is evaluated TRUE, the CPU will switch/change the sequence of instruction. If the condition is evaluated FALSE, the CPU will continue the sequence of instruction, means, Inst-3 will be fetched/processed next followed by Inst-4, Inst-5 so on.

If the condition is evaluated TRUE, the CPU will read next Instruction from a new location of RAM. The address of the location is called Branch Target address. As mentioned earlier, when Inst-2 was decoded, the program counter was incremented by 4 to point next instruction that was loaded in RAM. When the condition is evaluated TRUE, "Relative Branch Target Address" or the Offset value given in the instruction will be added to current content of PC to calculate the address of next Instruction.

PC = PC + 4 + Offset

Here PC = 104 + 4 + 96 = 204

Now the CPU will switch/Jump to memory address 204 (Target Address) to read next instruction. So after processing Inst-2, the CPU changes the sequence of instructions that means it does not process Inst-3, Inst-4 rather it Jumps to Inst-25. The CPU will read Inst-25 and process it. Moreover the CPU will continue to process following instruction in sequence from memory address 204 until there appears another conditional instruction.

| Memory address   | Contents                              | Types of Inst             |
|------------------|---------------------------------------|---------------------------|
| <u> </u>         |                                       |                           |
| <u>100</u>       | Inst-1 lower 8 bits                   | ALU                       |
| <mark>101</mark> | Inst-1 next 8 bits                    |                           |
| <mark>102</mark> | Inst-1 next 8 bits                    |                           |
| <mark>103</mark> | Inst-1 next 8 bits                    |                           |
| 104              | Inst-2 (BEQ R1, R2, 96)               | Branch Inst (Conditional) |
|                  |                                       | PC = PC + 4 = 108         |
| 105              |                                       |                           |
| <mark>106</mark> |                                       |                           |
| 107              |                                       |                           |
| <mark>108</mark> | Inst-3 (IF branch condition is FALSE) |                           |
| 109              |                                       |                           |
|                  |                                       |                           |
|                  |                                       |                           |
|                  |                                       |                           |
|                  |                                       |                           |
| <mark>204</mark> | Inst-25 (IF branch condition is TRUE) | PC = PC + 4 + 96 = 204    |
| 205              |                                       |                           |
| 206              |                                       |                           |
| 207              |                                       |                           |
| 208              | Inst-26                               |                           |

Each Inst is of 32 bits (4 bytes) and RAM is byte addressable

Once an Inst is Fetched, PC is incremented by 4 to point next Inst; PC = PC + 4


BEQ R1, R2, 96; Branch if R1 = R2; CPU will check whether R1 = R2

If Branch condition is evaluated TRUE then CPU will Jump to memory address

 $PC = \frac{PC + 4}{96} = 104 + 4 + 96 = 204 \text{ to read next Instruction (Inst-25)}$ 


If R1 is Not equal to R2, Branch condition is evaluated FALSE

Then continue next instruction that appears in the program, means CPU will read next instruction from PC = PC + 4




Datapath design

Datapath design: Condition evaluated TRUE



# Datapath design: Condition evaluated FALSE

In case the condition is evaluated FALSE, the CPU will follow the current sequence, it means that the current content of PC (108) will point the next instruction. So CPU will fetch and process Inst-3 followed by Inst-4, Inst-5 so on.




What are branch instruction? Explain, how a branch instruction works with an example and suitable diagrams.

The branch instructions are used to change the sequence of instruction execution. To solve problems or to implement different types of algorithms, users/programmers use branch instructions to change the sequence of instruction execution in a program.

A program contains 10 instructions, each of one Byte and loaded into a byte addressable RAM starting at memory address 100.

If there is no branch instruction in the program, the CPU will fetch & process instructions in sequence as it appears in the program and loaded in memory location. It means, the CPU will fetch & process Inst-1, followed by Inst-2, Inst-3, Inst-4 so on and continue until the end of the list.

| Memory address | contents |
|----------------|----------|
| 100            | Inst-1   |
| 101            | Inst-2   |
| 102            | Inst-3   |
| 103            | Inst-4   |
| 104            | Inst-5   |
| 105            | Inst-6   |
| 106            | Inst-7   |
| 107            | Inst-8   |
| 108            | Inst-9   |
| 109            | Inst-10  |



Branch instructions are divided into two categories: (i) Unconditional Branch and (ii) Conditional branch instructions.

The general format of Unconditional Branch instructions is as follows

| Opcode | Target Address                       |  |
|--------|--------------------------------------|--|
|        | (Memory address to read instruction) |  |
| JUMP   | 106                                  |  |

A program contains 10 instructions, each of one Byte and loaded into a byte addressable RAM starting at memory address 100.

Inst-3 is an unconditional branch instruction:

#### **JUMP 106**


When the program is run, CPU fetches & executes Inst-1 followed by Inst-2 and Inst-3. Here Inst-3 is an unconditional Jump instruction and it instructs the CPU to Jump to memory address 106 (Target Address) to read next instruction. So after processing Inst-3, the CPU changes the sequence of instructions, that means it does not process Inst-4, Inst-5 rather it Jumps to Inst-7. The CPU will read Inst-7 and process it. Moreover the CPU will continue to process following instruction in sequence from memory address 106 until there appears another conditional instruction.


| Memory address | contents                          |
|----------------|-----------------------------------|
| 100            | Inst-1; simple ALU inst           |
| 101            | Inst-2; simple ALU inst           |
| 102            | Inst-3; Unconditional Branch Inst |
|                | JUMP 106                          |
| 103            | Inst-4                            |

| 104                  | Inst-5                    |
|----------------------|---------------------------|
| 105                  | Inst-6                    |
| √ <mark>106</mark> — | Inst-7 (Next Instruction) |
| 107                  | Inst-8                    |
| 108                  | Inst-9                    |
| 109                  | Inst-10                   |

Datapath design for Fetch unit for Unconditional JUMP Instructions:

| JUMP | Branch Target Address |
|------|-----------------------|
|      |                       |
|      |                       |





 ${\color{blue} {\circ}} \ \ \textbf{Unconditional branch} \quad \text{CHANGE THE sequence of instruction as instructed in Instruction}$ 

#### **Conditional Branch instructions**

The general format of Conditional Branch instructions is as follows

| Opcode | Reg-1 | Reg-2 | Relative Branch Target Address   |
|--------|-------|-------|--|
|        |       |       | (offset: to be added to current PC to calculate address of next instruction) |
| BEQ    | R1    | R2    | 4  |

A program contains 10 instructions, each of one Byte and loaded into a byte addressable RAM starting at memory address 100.

Inst-3 is an conditional branch instruction:

## BEQ R1, R2, 4

When the program is run, CPU fetches & executes Inst-1 followed by Inst-2 and Inst-3. Here Inst-3 is a conditional Branch instruction. Please note that when Inst-3 is decoded, the PC is incremented by one (PC = PC + 1 = 103) to point Inst-4 but Inst-3 is still under processing. Since Inst-3 is a conditional Branch Instruction, the CPU will evaluate the condition as indicted in the opcode. In this example instruction, the CPU will check whether the content of register R1 is equal to content of R2. In order to check the condition, CPU will read the contents of R1 and R2 and a subtraction operation can be performed at ALU. If the result of subtraction is found zero, then the condition is said to be evaluated TRUE. On the other hand, after subtraction, if the result is found non-zero, the condition is said to be evaluated FALSE.

In any conditional branch instruction, first the condition is evaluated (TRUE/FALSE). If the condition is evaluated TRUE, the CPU will switch/change the sequence of instruction. If the condition is evaluated FALSE, the CPU will continue the sequence of instruction, means, Inst-4 will be fetched/processed next followed by Inst-5, Inst-6 so on.


If the condition is evaluated TRUE, the CPU will read next Instruction from a new location of RAM. The address of the location is called Branch Target address. As mentioned earlier, when Inst-3 was decoded, the program counter was incremented by one to point next instruction that was loaded in RAM. When the condition is evaluated TRUE, "Relative Branch Target Address" or the Offset value given in the instruction will be added to current content of PC to calculate the address of next Instruction.

$$PC = PC + 1 + Offset$$
  
Here  $PC = 102 + 1 + 4 = 107$ 


Now the CPU will switch/Jump to memory address 107 (Target Address) to read next instruction. So after processing Inst-3, the CPU changes the sequence of instructions, that means it does not process Inst-4, Inst-5 rather it Jumps to Inst-8. The CPU will read Inst-8 and process it. Moreover the CPU will continue to process following instruction in sequence from memory address 106 until there appears another conditional instruction.

| Memory address | contents                           |
|----------------|------------------------------------|
| 100            | Inst-1; simple ALU inst            |
| 101            | Inst-2; simple ALU inst            |
| 102            | Inst-3; Conditional Branch Inst    |
|                | BEQ R1, R2, 4 (condition evaluated |
|                | TRUE)                              |
| 103            | Inst-4                             |
| 104            | Inst-5                             |
| 105            | Inst-6                             |
| 106            | Inst-7                             |
| <b>→</b> 107   | <mark>Inst-8</mark>                |
| 108            | Inst-9                             |
| 109            | Inst-10                            |

Datapath



## Datapath





In case the condition ifs evaluated FALSE, the CPU will follow the current sequence, it means that the current content of PC (103) will point the next instruction. So CPU will fetch and process Inst-4 followed by Inst-5, Inst-6 so on.

| Memory address       | contents                           |
|----------------------|------------------------------------|
| 100                  | Inst-1; simple ALU inst            |
| 101                  | Inst-2; simple ALU inst            |
| 102                  | Inst-3; Conditional Branch Inst    |
|                      | BEQ R1, R2, 4 (condition evaluated |
|                      | FALSE)                             |
| → <mark>103</mark> — | Inst-4                             |
| 104                  | Inst-5                             |
| 105                  | Inst-6                             |
| 106                  | Inst-7                             |
| 107                  | Inst-8                             |
| 108                  | Inst-9                             |
| 109                  | Inst-10                            |

## Datapath

## Conditional branch





#### **Branch Instructions**

- Unconditional branch
- Conditional branch
  - Branch IF condition is True
  - If condition is False....continue

## Another example:

Assume, a program contains 100 instructions, each of 32 bits (4 Bytes) and loaded into a byte addressable RAM starting at memory address 100. Each Instruction (Machine Code) would require 4 addressable locations (shown below) and Program Counter (PC) would be incremented by 4 to point next instruction once an instruction is fetched/executed.

When the program is run, CPU fetches & executes Inst-1 followed by Inst-2. Here Inst-2 is a conditional Branch instruction.

Here Inst-2 is a conditional Branch Instruction: BEQ R1, R2, 96

Please note that when Inst-2 is decoded, the PC is incremented by 4 (PC = PC + 4 = 104+4 = 108) to point Inst-3 but Inst-2 is still under processing. Since Inst-2 is a conditional Branch Instruction, the CPU will evaluate the condition as indicted in the opcode. In this example instruction, the CPU will check whether the content of register R1 is equal to content of R2. In order to check the condition, CPU will read the contents of R1 and R2 and a subtraction operation can be performed at ALU. If the result of subtraction is found zero, then the condition is said to be evaluated TRUE. On the other hand, after subtraction, if the result is found non-zero, the condition is said to be evaluated FALSE.

In any conditional branch instruction, first the condition is evaluated (TRUE/FALSE). If the condition is evaluated TRUE, the CPU will switch/change the sequence of instruction. If the condition is evaluated FALSE, the CPU will continue the sequence of instruction, means, Inst-3 will be fetched/processed next followed by Inst-4, Inst-5 so on.

If the condition is evaluated TRUE, the CPU will read next Instruction from a new location of RAM. The address of the location is called Branch Target address. As mentioned earlier, when Inst-2 was decoded, the program counter was incremented by 4 to point next instruction that was loaded in RAM. When the condition is evaluated TRUE, "Relative Branch Target Address" or the Offset value given in the instruction will be added to current content of PC to calculate the address of next Instruction.

$$PC = PC + 4 + Offset$$

Here 
$$PC = 104 + 4 + 96 = 204$$

Now the CPU will switch/Jump to memory address 204 (Target Address) to read next instruction. So after processing Inst-2, the CPU changes the sequence of instructions that means it does not process Inst-3, Inst-4 rather it Jumps to Inst-25. The CPU will read Inst-25 and process it. Moreover the CPU will continue to process following instruction in sequence from memory address 204 until there appears another conditional instruction.

| Memory address   | Contents                              | Types of Inst             |
|------------------|---------------------------------------|---------------------------|
| <mark>100</mark> | Inst-1 lower 8 bits                   | ALU                       |
| <mark>101</mark> | Inst-1 next 8 bits                    |                           |
| <b>102</b>       | Inst-1 next 8 bits                    |                           |
| <mark>103</mark> | Inst-1 next 8 bits                    |                           |
| <b>104</b>       | Inst-2 (BEQ R1, R2, 96)               | Branch Inst (Conditional) |
|                  |                                       | PC = PC + 4 = 108         |
| <mark>105</mark> |                                       |                           |
| <mark>106</mark> |                                       |                           |
| <mark>107</mark> |                                       |                           |
| <mark>108</mark> | Inst-3 (IF branch condition is FALSE) |                           |
| 109              |                                       |                           |
|                  |                                       |                           |
|                  |                                       |                           |

| <mark>204</mark> | Inst-25 (IF branch condition is TRUE) | PC = PC + 4 + 96 = 204 |
|------------------|---------------------------------------|------------------------|
| 205              |                                       |                        |
| 206              |                                       |                        |
| 207              |                                       |                        |
| 208              | Inst-26                               |                        |

Each Inst is of 32 bits (4 bytes) and RAM is byte addressable

Once an Inst is Fetched, PC is incremented by 4 to point next Inst; PC = PC + 4

BEQ R1, R2, 96; Branch if R1 = R2;


CPU will check whether R1 = R2

If Branch condition is evaluated TRUE then CPU will Jump to memory address

 $PC = \frac{PC + 4}{96} = 104 + 4 + 96 = 204 \text{ to read next Instruction (Inst-25)}$ 


If R1 is Not equal to R2, Branch condition is evaluated FALSE

Then continue next instruction that appears in the program, means CPU will read next instruction from PC = PC + 4




Datapath design

Datapath design: Condition evaluated TRUE



# Datapath design: Condition evaluated FALSE

In case the condition is evaluated FALSE, the CPU will follow the current sequence, it means that the current content of PC (108) will point the next instruction. So CPU will fetch and process Inst-3 followed by Inst-4, Inst-5 so on.





Design datapath for the Branch Instruction, given below


| BEQ | R1 | R2 | Offset |
|-----|----|----|--------|


Please note that, instructions are assumed to be 32 bits each and a byte addressable memory is used. So, PC is incremented by 4 to point next instruction once an instruction is fetched/executed.


After executing the conditional branch Instruction: BEQ R1, R2, OFFSET, the CPU will read next instruction from PC = PC + 4 + Offset, if R1 = R2. On the other hand, CPU will read next instruction from PC = PC + 4, if R1 # R2. It is noted that PC is pointing conditional branch Instruction: BEQ R1, R2, OFFSET in the RAM. Moreover, PC = PC + 4 points the next instruction appears in program as well as stored next to conditional branch Instruction: BEQ R1, R2, OFFSET in the RAM. Furthermore, PC = PC + 4 + Offset points to a different instruction in RAM which does not lie in a sequence in RAM following conditional branch Instruction: BEQ R1, R2, OFFSET.











1. Assume a machine using <u>Five-stage RISC</u> pipeline runs a program. <u>Instruction-3 is a conditional branch instruction</u>. If the condition is TRUE, CPU skips next three instructions. Instruction-8 is also a conditional branch instruction and if it is TURE, program control returns to Instruction-4. Show the time steps of pipelining stages assuming that both Instructions 3 and 8 are evaluated FALSE.

|         | 1  | 2  | 3   | 4   | 5   | 6   | 7   | 8   | 9   | 10  | 11  | 12  | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 |
|---------|----|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|----|----|
| Inst-1  | IF | ID | ALU | MA  | WR  |     |     |     |     |     |     |     |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-2  |    | IF | ID  | ALU | MA  | WR  |     |     |     |     |     |     |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-3  |    |    | IF  | ID  | ALU | MA  | WR  |     |     |     |     |     |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-4  |    |    |     | IF  | ID  | ALU | MA  | WR  |     |     |     |     |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-5  |    |    |     |     | IF  | ID  | ALU | MA  | WR  |     |     |     |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-6  |    |    |     |     |     | IF  | ID  | ALU | MA  | WR  |     |     |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-7  |    |    |     |     |     |     | IF  | ID  | ALU | MA  | WR  |     |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-8  |    |    |     |     |     |     |     | IF  | ID  | ALU | MA  | WR  |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-9  |    |    |     |     |     |     |     |     | IF  | ID  | ALU | MA  |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-10 |    |    |     |     |     |     |     |     |     | IF  | ID  | ALU |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-11 |    |    |     |     |     |     |     |     |     |     | IF  | ID  |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-12 |    |    |     |     |     |     |     |     |     |     |     | IF  |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-13 |    |    |     |     |     |     |     |     |     |     |     |     |    |    |    |    |    |    |    |    |    |    |    |    |

2. Assume a machine using <u>Five-stage RISC pipeline</u> runs a program. Instruction-3 is a conditional branch instruction. If the condition is TRUE, CPU skips next three instructions. Instruction-8 is also a conditional branch instruction and if it is TURE, program control returns to Instruction-4. Show the time steps of pipelining stages assuming that Instruction-3 is evaluated TRUE and Instruction-8 is evaluated FALSE.

|         | 1  | 2  | 3   | 4   | 5   | 6   | 7  | 8  | 9   | 10  | 11  | 12  | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 |
|---------|----|----|-----|-----|-----|-----|----|----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|----|----|
| Inst-1  | IF | ID | ALU | MA  | WR  |     |    |    |     |     |     |     |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-2  |    | IF | ID  | ALU | MA  | WR  |    |    |     |     |     |     |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-3  |    |    | IF  | ID  | ALU | MA  | WR |    |     |     |     |     |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-4  |    |    |     | IF  | ID  | ALU |    |    |     |     |     |     |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-5  |    |    |     |     | IF  | ID  |    |    |     |     |     |     |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-6  |    |    |     |     |     | IF  |    |    |     |     |     |     |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-7  |    |    |     |     |     |     | IF | ID | ALU | MA  | WR  |     |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-8  |    |    |     |     |     |     |    | IF | ID  | ALU | MA  | WR  |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-9  |    |    |     |     |     |     |    |    | IF  | ID  | ALU | MA  |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-10 |    |    |     |     |     |     |    |    |     | IF  | ID  | ALU |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-11 |    |    |     |     |     |     |    |    |     |     | IF  | ID  |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-12 |    |    |     |     |     |     |    |    |     |     |     | IF  |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-13 |    |    |     |     |     |     |    |    |     |     |     |     |    |    |    |    |    |    |    |    |    |    |    |    |

3. Assume a machine using <u>Five-stage CISC</u> pipelining runs a program. Instruction-3 is a conditional branch instruction. If the condition is TRUE, CPU skips next three instructions. Instruction-8 is also a conditional branch instruction and if it is TURE, program control returns to Instruction-4. Show the time steps of pipelining stages assuming that Instruction-3 is evaluated FALSE and Instruction-8 is evaluated TRUE.

|         | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 |
|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| Inst-1  | IF | ID | MA | EX | WR |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-2  |    | IF | ID | MA | EX | WR |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-3  |    |    | IF | ID | MA | EX | WR |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-4  |    |    |    | IF | ID | MA | EX | WR |    |    |    | IF | ID | MA | EX | WR |    |    |    | IF | ID | MA | EX | WR |
| Inst-5  |    |    |    |    | IF | ID | MA | EX | WR |    |    |    | IF | ID | MA | EX | WR |    |    |    | IF | ID | MA | EX |
| Inst-6  |    |    |    |    |    | IF | ID | MA | EX | WR |    |    |    | IF | ID | MA | EX | WR |    |    |    | IF | ID | MA |
| Inst-7  |    |    |    |    |    |    | IF | ID | MA | EX | WR |    |    |    | IF | ID | MA | EX | WR |    |    |    | IF | ID |
| Inst-8  |    |    |    |    |    |    |    | IF | ID | MA | EX | WR |    |    |    | IF | ID | MA | EX | WR |    |    |    | IF |
| Inst-9  |    |    |    |    |    |    |    |    | IF | ID | MA |    |    |    |    |    | IF | ID | MA |    |    |    |    |    |
| Inst-10 |    |    |    |    |    |    |    |    |    | IF | ID |    |    |    |    |    |    | IF | ID |    |    |    |    |    |
| Inst-11 |    |    |    |    |    |    |    |    |    |    | IF |    |    |    |    |    |    |    | IF |    |    |    |    |    |
| Inst-12 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-13 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

1. Assume a machine using Five-stage pipelining (IF – ID – MU– EX – WR) runs a program. Instruction-3 is a conditional branch instruction. If the condition is TRUE, CPU skips next three instructions. Instruction-8 is also a conditional branch instruction and if it is TRUE, program control returns to Instruction-4. Show at least 15-time steps of pipelining stages assuming that both Instructions 3 and 8 are evaluated TRUE.

| Instructions        | 1  | 2  | 3  | 4  | 5  | 6  | 7     | 8  | 9  | 10 | 11 | 12    | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
|---------------------|----|----|----|----|----|----|-------|----|----|----|----|-------|----|----|----|----|----|----|----|----|
| Inst-1              | IF | ID | MU | EX | WR |    |       |    |    |    |    |       |    |    |    |    |    |    |    |    |
| Inst-2              |    | IF | ID | MU | EX | WR |       |    |    |    |    |       |    |    |    |    |    |    |    |    |
| <mark>Inst-3</mark> |    |    | IF | ID | MU | EX | WR    |    |    |    |    |       |    |    |    |    |    |    |    |    |
| Inst-4              |    |    |    | IF | ID | MU |       |    |    |    |    | IF    | ID | MU | EX | WR |    |    |    |    |
| Inst-5              |    |    |    |    | IF | ID | CELAR |    |    |    |    |       | IF | ID | MU | EX |    |    |    |    |
| Inst-6              |    |    |    |    |    | IF |       |    |    |    |    |       |    | IF | ID | MU |    |    |    |    |
| Inst-7              |    |    |    |    |    |    | IF    | ID | MU | EX | WR |       |    |    | IF | ID |    |    |    |    |
| Inst-8              |    |    |    |    |    |    |       | IF | ID | MU | EX | WR    |    |    |    | IF |    |    |    |    |
| Inst-9              |    |    |    |    |    |    |       |    | IF | ID | MU |       |    |    |    |    |    |    |    |    |
| Inst-10             |    |    |    |    |    |    |       |    |    | IF | ID | CLEAR |    |    |    |    |    |    |    |    |
| Inst-11             |    |    |    |    |    |    |       |    |    |    | IF |       |    |    |    |    |    |    |    |    |
| Inst-12             |    |    |    |    |    |    |       |    |    |    |    |       |    |    |    |    |    |    |    |    |
| Inst-13             |    |    |    |    |    |    |       |    |    |    |    |       |    |    |    |    |    |    |    |    |
|                     |    |    |    |    |    |    |       |    |    |    |    |       |    |    |    |    |    |    |    |    |

2. Assume a machine using Five-stage pipelining (IF – ID – MU– EX – WR) runs a program. Instruction-3 is a conditional loop instruction. If the condition is TRUE, CPU runs instructions: 8 - 10 twice. Show the time steps of pipelining stages assuming that the condition is evaluated TRUE. Just comment if the condition is FALSE

| Instructions | 1  | 2  | 3  | 4  | 5  | 6  | 7     | 8  | 9  | 10 | 11 | 12 | 13    | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
|--------------|----|----|----|----|----|----|-------|----|----|----|----|----|-------|----|----|----|----|----|----|----|
| Inst-1       | IF | ID | MU | EX | WR |    |       |    |    |    |    |    |       |    |    |    |    |    |    |    |
| Inst-2       |    | IF | ID | MU | EX | WR |       |    |    |    |    |    |       |    |    |    |    |    |    |    |
| Inst-3       |    |    | IF | ID | MU | EX | WR    |    |    |    |    |    |       |    |    |    |    |    |    |    |
| Inst-4       |    |    |    | IF | ID | MU |       |    |    |    |    |    |       |    |    |    |    |    |    |    |
| Inst-5       |    |    |    |    | IF | ID | CLEAR |    |    |    |    |    |       |    |    |    |    |    |    |    |
| Inst-6       |    |    |    |    |    | IF |       |    |    |    |    |    |       |    |    |    |    |    |    |    |
| Inst-7       |    |    |    |    |    |    |       |    |    |    |    |    |       |    |    |    |    |    |    |    |
| Inst-8       |    |    |    |    |    |    | IF    | ID | MU | EX | WR |    | IF    | ID | MU | EX | WR |    |    |    |
| Inst-9       |    |    |    |    |    |    |       | IF | ID | MU | EX | WR |       | IF | ID | MU | EX | WR |    |    |
| Inst-10      |    |    |    |    |    |    |       |    | IF | ID | MU | EX | WR    |    | IF | ID | MU | EX | WR |    |
| Inst-11      |    |    |    |    |    |    |       |    |    | IF | ID | MU |       |    |    | IF | ID | MU |    |    |
| Inst-12      |    |    |    |    |    |    |       |    |    |    | IF | ID | CLEAR |    |    |    | IF | ID |    |    |
| Inst-13      |    |    |    |    |    |    |       |    |    |    |    | IF |       |    |    |    |    | IF |    |    |

|  |  |  |  |  |  |  |  |  | 1 |
|--|--|--|--|--|--|--|--|--|---|

1. Assume a machine using Five-stage pipelining (IF – ID – MU– EX – WR) runs a program. Instruction-3 is a conditional branch instruction. If the condition is TRUE, CPU skips next three instructions. Instruction-8 is also a conditional branch instruction and if it is FALSE, program control returns to Instruction-4. Show at least 15-time steps of pipelining stages assuming that both Instructions 3 and 8 are evaluated TRUE.

| Instructions | 1  | 2  | 3  | 4  | 5  | 6  | 7     | 8  | 9  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
|--------------|----|----|----|----|----|----|-------|----|----|----|----|----|----|----|----|----|----|----|----|----|
| Inst-1       | IF | ID | MU | EX | WR |    |       |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-2       |    | IF | ID | MU | EX | WR |       |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-3       |    |    | IF | ID | MU | EX | WR    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-4       |    |    |    | IF | ID | MU |       |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-5       |    |    |    |    | IF | ID | CLEAR |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-6       |    |    |    |    |    | IF |       |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-7       |    |    |    |    |    |    | IF    | ID | MU | EX | WR |    |    |    |    |    |    |    |    |    |
| Inst-8       |    |    |    |    |    |    |       | IF | ID | MU | EX | WR |    |    |    |    |    |    |    |    |
| Inst-9       |    |    |    |    |    |    |       |    | IF | ID | MU | EX | WR |    |    |    |    |    |    |    |
| Inst-10      |    |    |    |    |    |    |       |    |    | IF | ID | MU | EX | WR |    |    |    |    |    |    |
| Inst-11      |    |    |    |    |    |    |       |    |    |    | IF | ID | MU | EX | WR |    |    |    |    |    |
| Inst-12      |    |    |    |    |    |    |       |    |    |    |    | IF | ID | MU | EX | WR |    |    |    |    |
| Inst-13      |    |    |    |    |    |    |       |    |    |    |    |    | IF | ID | MU | EX |    |    |    |    |
|              |    |    |    |    |    |    |       |    |    |    |    |    |    |    |    |    |    |    |    |    |

2. Assume a machine using Five-stage pipelining (IF – ID – MU– EX – WR) runs a program. Instruction-3 is a conditional branch instruction. If the condition is TRUE, CPU skips next three instructions. Instruction-8 is also a conditional branch instruction and if it is TRUE, program control returns to Instruction-4. Show at least 15-time steps of pipelining stages assuming that both Instructions 3 and 8 are evaluated TRUE.

| Instructions | 1  | 2  | 3  | 4  | 5  | 6  | 7     | 8  | 9  | 10 | 11 | 12    | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
|--------------|----|----|----|----|----|----|-------|----|----|----|----|-------|----|----|----|----|----|----|----|----|
| Inst-1       | IF | ID | MU | EX | WR |    |       |    |    |    |    |       |    |    |    |    |    |    |    |    |
| Inst-2       |    | IF | ID | MU | EX | WR |       |    |    |    |    |       |    |    |    |    |    |    |    |    |
| Inst-3       |    |    | IF | ID | MU | EX | WR    |    |    |    |    |       |    |    |    |    |    |    |    |    |
| Inst-4       |    |    |    | IF | ID | MU |       |    |    |    |    | IF    | ID | MU | EX | WR |    |    |    |    |
| Inst-5       |    |    |    |    | IF | ID | CELAR |    |    |    |    |       | IF | ID | MU | EX |    |    |    |    |
| Inst-6       |    |    |    |    |    | IF |       |    |    |    |    |       |    | IF | ID | MU |    |    |    |    |
| Inst-7       |    |    |    |    |    |    | IF    | ID | MU | EX | WR |       |    |    | IF | ID |    |    |    |    |
| Inst-8       |    |    |    |    |    |    |       | IF | ID | MU | EX | WR    |    |    |    | IF |    |    |    |    |
| Inst-9       |    |    |    |    |    |    |       |    | IF | ID | MU |       |    |    |    |    |    |    |    |    |
| Inst-10      |    |    |    |    |    |    |       |    |    | IF | ID | CLEAR |    |    |    |    |    |    |    |    |
| Inst-11      |    |    |    |    |    |    |       |    |    |    | IF |       |    |    |    |    |    |    |    |    |
| Inst-12      |    |    |    |    |    |    |       |    |    |    |    |       |    |    |    |    |    |    |    |    |
| Inst-13      |    |    |    |    |    |    |       |    |    |    |    |       |    |    |    |    |    |    |    |    |

3. Assume a machine using Five-stage pipelining (IF – ID – MU– EX – WR) runs a program. Instruction-3 is a conditional branch instruction. If the condition is TRUE, CPU skips next three instructions. Instruction-8 is also a conditional branch instruction and if it is FALSE, program control returns to Instruction-4. Show at least 15-time steps of pipelining stages assuming that Instruction 3 is evaluated FALSE and Instruction 8 is evaluated TRUE.

| Instructions        | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
|---------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| Inst-1              | IF | ID | MU | EX | WR |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-2              |    | IF | ID | MU | EX | WR |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| <mark>Inst-3</mark> |    |    | IF | ID | MU | EX | WR |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-4              |    |    |    | IF | ID | MU | EX | WR |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-5              |    |    |    |    | IF | ID | MU | EX | WR |    |    |    |    |    |    |    |    |    |    |    |
| Inst-6              |    |    |    |    |    | IF | ID | MU | EX | WR |    |    |    |    |    |    |    |    |    |    |
| Inst-7              |    |    |    |    |    |    | IF | ID | MU | EX | WR |    |    |    |    |    |    |    |    |    |
| Inst-8              |    |    |    |    |    |    |    | IF | ID | MU | EX | WR |    |    |    |    |    |    |    |    |
| Inst-9              |    |    |    |    |    |    |    |    | IF | ID | MU | EX | WR |    |    |    |    |    |    |    |
| Inst-10             |    |    |    |    |    |    |    |    |    | IF | ID | MU | EX | WR |    |    |    |    |    |    |
| Inst-11             |    |    |    |    |    |    |    |    |    |    | IF | ID | MU | EX | WR |    |    |    |    |    |
| Inst-12             |    |    |    |    |    |    |    |    |    |    |    | IF | ID | MU | EX | WR |    |    |    |    |
| Inst-13             |    |    |    |    |    |    |    |    |    |    |    |    | IF | ID | MU | EX |    |    |    |    |
|                     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

4. Assume a machine using Five-stage pipelining (IF – ID – MU– EX – WR) runs a program. Instruction-3 is a conditional branch instruction. If the condition is TRUE, CPU skips next three instructions. Instruction-8 is also a conditional branch instruction and if it is FALSE, program control returns to Instruction-4. Show at least 15-time steps of pipelining stages assuming that both Instruction 3 is evaluated FALSE and Instruction 8 is evaluated FALSE.

| Instructions        | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12    | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
|---------------------|----|----|----|----|----|----|----|----|----|----|----|-------|----|----|----|----|----|----|----|----|
| Inst-1              | IF | ID | MU | EX | WR |    |    |    |    |    |    |       |    |    |    |    |    |    |    |    |
| Inst-2              |    | IF | ID | MU | EX | WR |    |    |    |    |    |       |    |    |    |    |    |    |    |    |
| <mark>Inst-3</mark> |    |    | IF | ID | MU | EX | WR |    |    |    |    |       |    |    |    |    |    |    |    |    |
| Inst-4              |    |    |    | IF | ID | MU | EX | WR |    |    |    | IF    | ID | MU | EX |    |    |    |    |    |
| Inst-5              |    |    |    |    | IF | ID | MU | EX | WR |    |    |       | IF | ID | MU | EX |    |    |    |    |
| Inst-6              |    |    |    |    |    | IF | ID | MU | EX | WR |    |       |    | IF | ID | MU |    |    |    |    |
| Inst-7              |    |    |    |    |    |    | IF | ID | MU | EX | WR |       |    |    | IF | ID |    |    |    |    |
| Inst-8              |    |    |    |    |    |    |    | IF | ID | MU | EX | WR    |    |    |    | IF |    |    |    |    |
| Inst-9              |    |    |    |    |    |    |    |    | IF | ID | MU |       |    |    |    |    |    |    |    |    |
| Inst-10             |    |    |    |    |    |    |    |    |    | IF | ID | CLEAR |    |    |    |    |    |    |    |    |
| Inst-11             |    |    |    |    |    |    |    |    |    |    | IF |       |    |    |    |    |    |    |    |    |
| Inst-12             |    |    |    |    |    |    |    |    |    |    |    |       |    |    |    |    |    |    |    |    |
| Inst-13             |    |    |    |    |    |    |    |    |    |    |    |       |    |    |    |    |    |    |    |    |
|                     |    |    |    |    |    |    |    |    |    |    |    |       |    |    |    |    |    |    |    |    |

5. Assume a machine using Five-stage pipelining (IF – ID – MU– EX – WR) runs a program. Instruction-3 is a conditional branch instruction. If the condition is FALSE, CPU skips next three instructions. Instruction-8 is also a conditional branch instruction and if it is TRUE, program control returns to Instruction-4. Show at least 15-time steps of pipelining stages assuming that both Instructions 3 and 8 are evaluated TRUE.

| Instructions | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12    | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
|--------------|----|----|----|----|----|----|----|----|----|----|----|-------|----|----|----|----|----|----|----|----|
| Inst-1       | IF | ID | MU | EX | WR |    |    |    |    |    |    |       |    |    |    |    |    |    |    |    |
| Inst-2       |    | IF | ID | MU | EX | WR |    |    |    |    |    |       |    |    |    |    |    |    |    |    |
| Inst-3       |    |    | IF | ID | MU | EX | WR |    |    |    |    |       |    |    |    |    |    |    |    |    |
| Inst-4       |    |    |    | IF | ID | MU | EX | WR |    |    |    | IF    | ID | MU | EX |    |    |    |    |    |
| Inst-5       |    |    |    |    | IF | ID | MU | EX | WR |    |    |       | IF | ID | MU | EX |    |    |    |    |
| Inst-6       |    |    |    |    |    | IF | ID | MU | EX | WR |    |       |    | IF | D  | MU |    |    |    |    |
| Inst-7       |    |    |    |    |    |    | IF | ID | MU | EX | WR |       |    |    | IF | ID |    |    |    |    |
| Inst-8       |    |    |    |    |    |    |    | IF | ID | MU | EX | WR    |    |    |    | IF |    |    |    |    |
| Inst-9       |    |    |    |    |    |    |    |    | IF | ID | MU |       |    |    |    |    |    |    |    |    |
| Inst-10      |    |    |    |    |    |    |    |    |    | IF | ID | CLEAR |    |    |    |    |    |    |    |    |
| Inst-11      |    |    |    |    |    |    |    |    |    |    | IF |       |    |    |    |    |    |    |    |    |
| Inst-12      |    |    |    |    |    |    |    |    |    |    |    |       |    |    |    |    |    |    |    |    |
| Inst-13      |    |    |    |    |    |    |    |    |    |    |    |       |    |    |    |    |    |    |    |    |
|              |    |    |    |    |    |    |    |    |    |    |    |       |    |    |    |    |    |    |    |    |

6. Assume a machine using Five-stage pipelining (IF – ID – MU– EX – WR) runs a program. Instruction-3 is a conditional branch instruction. If the condition is FALSE, CPU skips next three instructions. Instruction-8 is also a conditional branch instruction and if it is TRUE, program control returns to Instruction-4. Show at least 15-time steps of pipelining stages assuming that both Instructions 3 and 8 are evaluated FALSE.

| Instructions | 1  | 2  | 3  | 4  | 5  | 6  | 7     | 8  | 9  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
|--------------|----|----|----|----|----|----|-------|----|----|----|----|----|----|----|----|----|----|----|----|----|
| Inst-1       | IF | ID | MU | EX | WR |    |       |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-2       |    | IF | ID | MU | EX | WR |       |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-3       |    |    | IF | ID | MU | EX | WR    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-4       |    |    |    | IF | ID | MU |       |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-5       |    |    |    |    | IF | ID | CLEAR | ₹  |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-6       |    |    |    |    |    | IF |       |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Inst-7       |    |    |    |    |    |    | IF    | ID | MU | EX | WR |    |    |    |    |    |    |    |    |    |
| Inst-8       |    |    |    |    |    |    |       | IF | ID | MU | EX | WR |    |    |    |    |    |    |    |    |
| Inst-9       |    |    |    |    |    |    |       |    | IF | ID | MU | EX | WR |    |    |    |    |    |    |    |
| Inst-10      |    |    |    |    |    |    |       |    |    | IF | ID | MU | EX | WR |    |    |    |    |    |    |
| Inst-11      |    |    |    |    |    |    |       |    |    |    | IF | ID | MU | EX | WR |    |    |    |    |    |
| Inst-12      |    |    |    |    |    |    |       |    |    |    |    | IF | ID | MU | EX | WR |    |    |    |    |
| Inst-13      |    |    |    |    |    |    |       |    |    |    |    |    | IF | ID | MU | EX |    |    |    |    |
|              |    |    |    |    |    |    |       |    |    |    |    |    |    |    |    |    |    |    |    |    |

7. Assume a machine using Five-stage pipelining (IF – ID – MU– EX – WR) runs a program. Instruction-3 is a conditional loop instruction. If the condition is TRUE, CPU runs instructions: 8 - 10 twice. Show the time steps of pipelining stages assuming that the condition is evaluated TRUE. Just comment if the condition is FALSE

| Instructions | 1  | 2  | 3  | 4  | 5  | 6  | 7     | 8  | 9  | 10 | 11 | 12 | 13    | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
|--------------|----|----|----|----|----|----|-------|----|----|----|----|----|-------|----|----|----|----|----|----|----|
| Inst-1       | IF | ID | MU | EX | WR |    |       |    |    |    |    |    |       |    |    |    |    |    |    |    |
| Inst-2       |    | IF | ID | MU | EX | WR |       |    |    |    |    |    |       |    |    |    |    |    |    |    |
| Inst-3       |    |    | IF | ID | MU | EX | WR    |    |    |    |    |    |       |    |    |    |    |    |    |    |
| Inst-4       |    |    |    | IF | ID | MU |       |    |    |    |    |    |       |    |    |    |    |    |    |    |
| Inst-5       |    |    |    |    | IF | ID | CLEAF | ₹  |    |    |    |    |       |    |    |    |    |    |    |    |
| Inst-6       |    |    |    |    |    | IF |       |    |    |    |    |    |       |    |    |    |    |    |    |    |
| Inst-7       |    |    |    |    |    |    |       |    |    |    |    |    |       |    |    |    |    |    |    |    |
| Inst-8       |    |    |    |    |    |    | IF    | ID | MU | EX | WR |    | IF    | ID | MU | EX | WR |    |    |    |
| Inst-9       |    |    |    |    |    |    |       | IF | ID | MU | EX | WR |       | IF | ID | MU | EX | WR |    |    |
| Inst-10      |    |    |    |    |    |    |       |    | IF | ID | MU | EX | WR    |    | IF | ID | MU | EX | WR |    |
| Inst-11      |    |    |    |    |    |    |       |    |    | IF | ID | MU |       |    |    | IF | ID | MU |    |    |
| Inst-12      |    |    |    |    |    |    |       |    |    |    | IF | ID | CLEAR |    |    |    | IF | ID |    |    |
| Inst-13      |    |    |    |    |    |    |       |    |    |    |    | IF |       |    |    |    |    | IF |    |    |
|              |    |    |    |    |    |    |       |    |    |    |    |    |       |    |    |    |    |    |    |    |

| 8. | Identify data hazards, if any in the following instruction while processing | Just comment how these instructions can be processed in a a |
|----|---|---|
|    | through a pipelined processor   | pipelined processor.  |
| a) | ADD R1, R2, R3  |   |
|    | SUB R4, R1, R5  |   |
|    | AND R6, R1, R7  |   |
|    | OR R8, R1, R9   |   |
|    | XOR R10, R1, R11  |   |
| b) | ADD R1, R2, R3  |   |
|    | SUB R4, R1, R6  |   |
|    |   |   |
| c) | SUB R4, R1, R3  |   |
|    | ADD R1, R2, R3  |   |
|    | MUL R6, R1, R7  |   |
|    |   |   |

For the following code, identify data hazard, structural hazard and control hazard, if any in consecutive instructions.

```
add r3, r1, r2; r3 destination and r5, r3, r4; r5 result field load r6, 24(r3); r6 destination add r2, r6, r3; r2 result field store r6, 12(r2); r6 source
```

For the following code, identify data hazard, structural hazard and control hazard, if any in consecutive instructions.

```
load r6, 24(r3);r6 destination
add r3, r1, r6;r3 result field
And r5, r3, r4;r5 result field
add r2, r6, r5;r2 result field
store r6, 12(r2);
```

For the code sequence below, state whether it must stall, can avoid stalls using only forwarding, or can execute without stalling or forwarding.

```
add R1,R0,1
add R2,R0,2
add R3,R0,2
add R3,R0,4
add R5,R0,5
```

No stall