



Practice/Sample questions:


1.	<p><b>What do you understand by Instruction Set Architecture?</b></p> <p><b>Instruction Set Architecture refers to instruction types, instruction format in low level as well as in machine code and detailed descriptions of operand fields (addressing modes of instructions).</b></p> <p><b>Instruction Set Architecture also defines:</b></p> <ul style="list-style-type: none"><li>• Operations that the processor can execute (add, sub, mult, ..., how is it specified)</li><li>• Data Transfer mechanisms</li><li>• How to access data</li><li>• Number of operands (0, 1, 2, 3)</li><li>• Operand storage (where besides memory)</li><li>• Memory address (how is memory location specified)</li><li>• Type and size of operands (byte, int, float, ...)</li><li>• Control Mechanisms (branch, jump, etc)</li></ul>																												
2.	<p>Discuss types/classification of processors based on Instruction set architecture.</p> <p>Processors are divided into following classes based on instruction set architecture</p> <p>Stack-based: The CPU is designed to read</p> <p>Accumulator-based</p> <p>Register-Register</p> <p>Register-Memory</p>																												
3.	<p>What is addressing mode? Discuss different types of addressing modes.</p> <p>Operands in instructions may be indicated differently. For example, operands may be provided directly, operands may be indicated by CPU registers, operands may be indicated by memory addresses, assuming operands are saved in memory, operands may be saved in memory but memory addresses are initially loaded into registers and operands are indicated indirectly by registers in the operand fields.</p> <p>How the operands are addressed/indicated in the operand fields, called addressing mode of instruction. It is not related to operation or opcode of the instruction.</p> <p>Addressing modes may be classified in three broad categories:</p> <ul style="list-style-type: none"><li>• Immediate addressing mode</li><li>• Register addressing mode</li><li>• Memory addressing mode.</li></ul> <p>If operands or one of the operands is provided in operands/one of the operand fields, called immediate addressing mode. Example:</p> <table><tr><td>Opcode</td><td>Result field</td><td>Data-1</td><td>Data-2</td></tr></table> <p>..</p> <table><tr><td>Opcode</td><td>Result field</td><td>Data-1</td><td>Register</td></tr></table> <p>If all operands are indicated by CPU registers, called register addressing mode.</p> <table><tr><td>Opcode</td><td>Result field</td><td>Register for Data-1</td><td>Register for Data-2</td></tr></table> <p>..</p> <p>Assume that, all or one of the operands are saved in memory. In an instruction, if operands or one of the operands is indicated by memory address in operand fields/one of the operand fields, called memory addressing mode. Example:</p> <table><tr><td>Opcode</td><td>Memory address for Result field</td><td>Memory address for Data-1</td><td>Memory address for Data-2</td></tr></table> <p>..</p> <table><tr><td>Opcode</td><td>Result field</td><td>Memory address for Data-1</td><td>Register</td></tr></table> <p>If memory address is 16 bits or less, the address is directly provided in the operand field, called <b>direct memory addressing mode</b>. Just to differentiate from data in immediate mode, memory address is either enclosed within bracket or different opcode is used.</p> <table><tr><td>Opcode</td><td>Result field</td><td>[Memory address for Data-1]</td><td>Register</td></tr></table> <p>..</p> <table><tr><td>Different Opcode</td><td>Result field</td><td>Memory address for Data-1</td><td>Register</td></tr></table> <p>For large memory addresses (20 bits or more), memory addresses are initially loaded into some special registers, called base or pointer or index or special purpose registers. In instructions,</p>	Opcode	Result field	Data-1	Data-2	Opcode	Result field	Data-1	Register	Opcode	Result field	Register for Data-1	Register for Data-2	Opcode	Memory address for Result field	Memory address for Data-1	Memory address for Data-2	Opcode	Result field	Memory address for Data-1	Register	Opcode	Result field	[Memory address for Data-1]	Register	Different Opcode	Result field	Memory address for Data-1	Register
Opcode	Result field	Data-1	Data-2																										
Opcode	Result field	Data-1	Register																										
Opcode	Result field	Register for Data-1	Register for Data-2																										
Opcode	Memory address for Result field	Memory address for Data-1	Memory address for Data-2																										
Opcode	Result field	Memory address for Data-1	Register																										
Opcode	Result field	[Memory address for Data-1]	Register																										
Different Opcode	Result field	Memory address for Data-1	Register																										

operand or operands are indicated by one of those registers or register instead. This addressing mode is called register indirect memory addressing mode.			
Opcode	Register pointing Memory address for Result field	Register pointing Memory address for Data-1	Register pointing Memory address for Data-2
..			
Opcode	Result field	Register pointing Memory address for Data-1	Register
<p>In such addressing modes, registers pointing memory addresses are marked differently, mostly enclosed within bracket '[' ]'.</p> <p>If base register is used in one of the operand fields to point memory address, called <b>indirect base register addressing mode</b>.</p> <p>If index register is used in one of the operand fields to point memory address, called <b>indirect index register addressing mode</b>.</p> <p>A number (8 bits/16bits) is also used with base or index register. This number is added to the contents of base or index register to point memory location of operand, called <b>relative base or relative index register addressing mode</b>.</p>			
Opcode	Result field	Number[BaseRegister] pointing Memory address for Data-1	Register pointing Data-2
..			
Opcode	Result field	Number[IndexRegister] pointing Memory address for Data-1	Register
<p>To use structured data or arrays, more than one registers are used to point memory location of operand. The contents of these registers are simply added or content of one register is added to a pre-defined multiple (scaled) of the content of another register and memory address is calculated. In instructions, either both the registers are indicated within bracket and separated by comma of plus sign or one is indicated while other remains implicit. Depending on registers used, addressing mode is named. For example, in <b>based-indexed addressing mode</b>, one of the base and one of the index registers are used to point memory address of one of the operands.</p>			
Opcode	Result field	[baseReg+indexReg] pointing Memory address for Data-1	Register
Opcode	[baseReg+indexReg] pointing Memory address for Result field	Register	Register
<p>Moreover, in some processor family, a number (8 bits or 16 bits) is also added to the contents of multiple registers (base and index registers for example) and memory address is calculated. In such instructions, number is also indicated with base and index register to indicate one of the operands, called <b>relative base-indexed addressing mode</b>.</p>			
Opcode	Result field	Number[baseReg+indexReg] pointing Memory address for Data-1	Register
Opcode	Number[baseReg+indexReg] pointing Memory address for Result field	Register	Register
<p>Memory address may have following variants</p> <ul style="list-style-type: none"><li>• direct memory addressing mode</li><li>• indirect base register addressing mode</li><li>• indirect index register addressing mode</li><li>• relative base register indirect addressing mode</li><li>• relative index register indirect addressing mode</li></ul>			


	<ul style="list-style-type: none"><li>• based-indexed indirect register addressing mode</li><li>• relative base-indexed indirect register addressing mode</li></ul>																	
4.	<p>What do you understand by instruction format? Discuss different types of instruction formats of Instruction set architecture and CPU.</p> <p>Following Instruction formats are used in different instruction set architecture and CPU design.</p> <p>a) Three address formats: One destination and up to two operand sources per instruction</p> <table><tr><td>Opcode</td><td>Result field</td><td>Operand-1</td><td>Operand-2</td></tr></table> <p>..</p> <table><tr><td>Opcode</td><td>Operand-1</td><td>Operand-2</td><td>Result field</td></tr></table> <p>b) Two address formats: the destination is same as one of the operand sources</p> <table><tr><td>Opcode</td><td>Operand-1 (initially) Result field (after operation)</td><td>Operand-2</td></tr></table> <p>...</p> <table><tr><td>Opcode</td><td>Operand-1</td><td>Operand-2 (initially) Result field (after operation)</td></tr></table> <p>c) One address formats: Accumulator machines</p> <table><tr><td>Opcode</td><td>2<sup>nd</sup> operand</td></tr></table> <p>Here, accumulator is always other implicit operand and accumulator is implicit result field.</p> <p>d) Zero address formats:</p> <p>Both operands and result field remain implicit. Example: stack-based ALU instructions where both operands are read from stack and result is also saved to stack. In such case, operands must be stored to stack using special instruction: PUSH and then ALU instruction is used. The result is stored to stack by default. However, for further/later uses, results or partial results can be saved to RAM using POP instructions. A special register called Stack Pointer (SP) is used to point top location of stack. The SP is designed to auto-increment or auto-decrement following PUSH, POP and ALU instructions.</p> <table><tr><td>Opcode</td></tr></table> <p>add M[sp-1] = M[sp] + M[sp-1] load M[sp] = M[M[sp]] – Stack can be in registers or in memory – usually top of stack cached in registers</p> <p>In some processors, zero address format is used to set or reset a particular bit of flag or status register.</p>	Opcode	Result field	Operand-1	Operand-2	Opcode	Operand-1	Operand-2	Result field	Opcode	Operand-1 (initially) Result field (after operation)	Operand-2	Opcode	Operand-1	Operand-2 (initially) Result field (after operation)	Opcode	2 <sup>nd</sup> operand	Opcode
Opcode	Result field	Operand-1	Operand-2															
Opcode	Operand-1	Operand-2	Result field															
Opcode	Operand-1 (initially) Result field (after operation)	Operand-2																
Opcode	Operand-1	Operand-2 (initially) Result field (after operation)																
Opcode	2 <sup>nd</sup> operand																	
Opcode																		
5.	What do you understand by memory addressing mode? Discuss different variants of memory addressing mode.																	
6.	Show instruction																	
7.	What is Accumulator-based CPU? Discuss some instructions and addressing modes of a commercial accumulator based CPU (you can used 8085 as reference).																	
8.	What are the functions of following registers: Program Counter (PC), Instruction register (IR), Memory Address Register (MAR), Accumulator.																	
9.	What do you understand by Instruction fetch?																	
10.	How does the CPU calculate memory address of next instruction to be fetched?																	
11.	How a CPU is designed to run program? Discuss the steps that the CPU is designed to follow in processing an instruction.																	
12.	How the Program Counter (PC) is updated while the CPU runs a program.																	
13.	What is Control unit? What are the approaches to design control unit of CPU?																	
14.	What do you understand by (i) microprogram (ii) microinstruction (iii) microoperation (iv) control memory and (v) micro-programmed control unit?																	
15.	List the important characteristics of CISC and RISC processors.																	
16.	Discuss addressing modes of CISC and RISC processors.																	
17.	What is pipelining architecture? List its benefits and challenges.																	
18.	What do you understand by data dependency? Show how it affects pipeline architecture.																	
19.	What is Branch Instruction? Show how it affects pipeline architecture.																	
20.	What do you understand by Cycles Per Instruction (CPI) of an instruction? How does pipeline architecture reduces average CPI of a program.																	
21.	Write CPU performance equation and explain each term.																	
22.	Compare the run time a program on RISC and CISC processor. Also comment on relative values.																	

23.	Show the instruction formats of MIPS R2000 processor.
24.	<div><div><div><div><div>CISC slow</div><div><div><div>Instruction set simple complex inst plus different types of addressing modes Memory addressing modes Add M1, M2, M3 Add R1, M1, M2 Add R1, M1, R2 Programming-easier</div><div><div><div>CONTROL UNIT</div><div><div>Inst decoder software based Microprogrammed control unit</div><div><div>Control Memory</div><div>micro PC</div></div></div></div></div><div><div>Instruction decoding is very slow! due to microprogrammed control unit</div><div>Instruction locate Microprogram in Control memory Microinstruction read control signal generation</div></div></div><div><div><div>RISC</div><div><div>CONTROL UNIT</div><div><div>Hardware control unit Logic gates Inst decoding is very very fast</div></div></div><div><div>simple and fewer Instruction</div><div>Addressing mode Register mode only Add R1, R2, R3 To read or write from memory LOAD and STORE instructions are used To perform complex tasks, you need to write program using simple inst only Programming-difficult</div></div></div></div></div><p>In the early 1970s, telephone calls didn’t instantly bounce between handheld devices and cell towers. Back then, the connection process required human operators to laboriously plug cords into the holes of a switchboard. Come 1974, a team of IBM researchers led by <a href="#">John Cocke</a> set out in search of ways to automate the process. They envisioned a telephone exchange controller that would connect 300 calls per second (1 million per hour). Hitting that mark would require tripling or even quadrupling the performance of the company’s fastest mainframe at the time — which would require fundamentally reimagining high-performance computing.</p><p>IBM RISC technology originated in 1974 in a project to design a large telephone-switching network capable of handling an average of three hundred calls per second. With an approximate 20 000 instructions per call and Stringent real-time response requirements, the performance target was 12 million instructions per second (MIPS) [1]. This specialized application required a very fast processor, but did not have to perform complicated instructions and had little demand for floating-point calculations. Other than moving data between registers and memory, the machine had to be able to add, combine fields extracted from several registers, perform branches, and carry out input/output operations.</p><ol style="list-style-type: none"><li>1) Separate instruction and data caches, allowing a much higher bandwidth between memory and CPU;</li><li>2) No arithmetic operations to storage, which greatly simplified the pipeline; and</li><li>3) Uniform instruction length and simplicity of design, making possible a very short cycle time: ten levels of logic. (For example, all register-to-register operations executed in one cycle.)</li></ol></div></div></div></div>
25.	<p>RISC</p> <p>Emer and Clark in 1984 found 20% of the VAX instructions needed 60% of the microcode and represented only 0.2% of the execution time.</p> <p>First, the RISC instructions were simplified so there was no need for a microcoded interpreter.</p> <p>The RISC instructions were typically as simple as microinstructions and could be executed directly by the hardware.</p> <p>Second, the fast memory, formerly used for the microcode interpreter of a CISC ISA, was repurposed to be a cache of RISC instructions. (A cache is a small, fast memory that buffers recently executed instructions, as such instructions are likely to be reused soon.)</p> <p>Third, register allocators based on Gregory Chaitin’s graph-coloring scheme made it much easier for compilers to efficiently use registers, which benefited these register-register ISAs.</p> <p>Finally, Moore’s Law meant there were enough transistors in the 1980s to include a full 32-bit datapath, along with instruction and data caches, in a single chip.</p> <p>Today, 99% of 32-bit and 64-bit processors are RISC.</p> <p><small>Emer, J. and Clark, D. A characterization of processor performance in the VAX-11/780. In <i>Proceedings of the 11th International Symposium on Computer Architecture</i> (Ann Arbor, MI, June). ACM Press, New York, 1984, 301–310.</small></p> <p><b>DEC engineers showed that the more complicated CISC ISA executed about 75% of the number instructions per program as RISC (the first term), but in a similar</b></p>

	<p>technology CISC executed about five to six more clock cycles per instruction (the second term), making <b>RISC microprocessors approximately 4× faster.</b></p>
26.	<p>Using suitable diagram, show how PC can be incremented?</p> 
27.	<p>How addresses of Instructions are generated in CPU?</p> <p>Program Counter (PC) is first loaded with the address of 1<sup>st</sup> instruction of a program; either by operating system or by user. Once an instruction is fetched (read) from RAM, PC is incremented to point to next instruction in RAM.</p> <p>Memory Address Register is another special register in CPU used to interface address bus. So the contents of PC is loaded to MAR and then it is sent to address bus.</p> 
28.	<p>How does the CPU get/generate address of DATA?</p> <p>If the memory address of DATA is provided in the operand field of an instruction, the control unit decodes the instruction and will also load the address of DATA from operand field of instruction to MAR.</p>



29. How does the CPU get/generate address of DATA if the operand field contains relative address? If the exact memory address of DATA is not provided in the operand field of an instruction, the control unit decode the instruction and will send the relative address to ALU/special ALU. Contents of base register is added to relative address and memory address of data is generated. This address is loaded to MAR.



30.