14. Configuration Declarations configuration input_8 of n_nand is

for customizable

for a1 : nand_2

use entity work.nand_2(n_nand_arch); end for; end for:

end input_8;

Non-synthesizable Constructs 5

access, after, alias, assert, bus, disconnect, file, guarded, inertial, impure, label, linkage, new, on, open, postponed, pure, reject, report, severity, shared, transport, units, with. Most tools will not synthesize

Standard Packages

Samplings of a subset of standard packages the language provides.

16.1 IEEE.STD_LOGIC_1164 Package

type std_ulogic is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H','-');

type std_ulogic_vector is array

(natural range <>) of std_ulogic; function resolved(s: std_ulogic_vector)

return std_ulogic;

subtype std_logic is resolved std_ulogic;

type std logic vector is array

function to_bitvector(s:std_logic_vector; xmap:bit:='0') function to_bit(s: std_ulogic; xmap : bit := '0') return bit; (natural range <>) of std logic; return bit_vector;

function to_stdlogicvector(b:bit_vector)

return std logic vector;

function **rising_edge**(signal s : std_ulogic) return boolean; function **falling_edge**(signal s: std_ulogic) return boolean; function is_x(s : std_logic_vector) return boolean;

6.2 STD.TEXTIO Package

type line is access string; type text is file of string;

type side is (right, left);

subtype **width** is natural;

file output : text open write_mode is "std_output"; file input : text open read_mode is "std_input"

procedure readline(file f: text; I: out line); procedure writeline(file f: text; I: in line);

: inout line; procedure read(I

good: out boolean); value : out bit;

justified : in side := right; in bit; value procedure write(I

: inout line;

: in width := 0); field

-- The type of "value" can be bit vector | boolean |

character | integer | real | string | time.

-- There is no standard package for textio operations on std_logic. Tool vendors may provide their own.

16.3 IEEE.NUMERIC_STD Package

(natural range <>) of std_logic; !ype unsigned is array (natural range <>) of std_logic; function shift_left (arg : unsigned; type signed is array


count: natural) return unsigned;

-- other functions: shift_right(), rotate_left(),

function rsize (arg: signed;

rotate_right()

new size: natural) return signed; VHDL Quick Reference Card is intended for quick reference. Please use VHDL LRM of 1993 for details.



© 1998 Comit Systems, Inc.



VHDL Quick Reference Card

1. Introduction

VHDL is a case insensitive and strongly typed language. Comments start with two adjacent hyphens (--) and end at the end of line.

2. Compilation Unit

ns ref. 11	ref. 3	ref. 4	ref. 10	s ref. 14
Library Usage Declarations	Entity Declarations	Architecture Declarations	Package Declarations	Configuration Declarations

3. Entity Declaration

port (data: in bit_vector(1 to n); **generic** (n : integer := 2); result : out bit); entity n_input_nand is

-- port directions : in | out | inout | buffer | linkage end n input nand;

4. Architecture Declaration

- ref. 9 architecture behave of n_input_nand is -- concurrent statements -- declarations end behave; begin

5. Operators

logical operators : and, or, xor, nand, nor, xnor, not other operators :+, -, &, *, **, /, mod, abs, rem '1' & "10" = "110" shift left/right arithmetic operators : sla, sra 7 rem 2 = 1relational operators : =, /=, <, <=, >, >= : sll, srl : exponentiation, 2 ** 3 = 8 rotate left/right logical operators shift left/right logical operators : concatenation, rem : remainder, *

6. Data Types

mod : division modulo, 5 mod 3 = 2

6.1 Predefined Data Types '0' and '1 Þİ

signed 32 bit at least Array of "bit" true and false integer >= 0 integer > 0 7-bit ASCII bit vector character boolean positive integer natural

1998 Comit Systems, Inc.

Floating point, min: +1e38 to -1e38 hr, min, sec, ms, us, ns, ps, fs Array of characters. string

User Defined Data Types 6.2

type distance is range 0 to 100000

-- base unit kilometer = 1000 meter; end units distance; meter:

type number is integer;

type current is range 1000 downto 0; type voltage is range 0 to 5;

type d_bus is array (range <>) of bit; type instruction is record

opcode : bit; operand: bit;

type int_file is file of integer; end record

type pointer_to_integer is access integer;

subtype positive_number is integer range 0 to 100000;

type fourval is (X, L, H, Z);

subtype resolve_n is resolve twoval;

7. Declarations

constant bus_width: integer := 32;

-- only in processes variable read_flag : bit := '0';

signal clock: bit;

file f3: int_file open write_mode is "test.out";

and subprograms

alias enable: bit is addr(31);

attribute delay: time;

attribute delay of my_signal : signal is 8 ns; component n_input_nand

(data: in bit_vector (1 to n); generic (n : integer := 2); result: out bit); port

end component n_input_nand;

function square (i:integer) return integer; for store: use configuration latch;

8. Attributes

type my_array is array (9 downto 0) of any_type;

- variable an_array : my_array;- type fourval is ('0', '1', 'Z', 'X');

-- signal sig : sigtype; -- constant T : time := 10 ns;

Attribute

9 downto 0 0 to 9 Result false 9 Result type any_type any_type any_type any_type boolean integer integer integer an_array'reverse_range my_array'ascending an_array'length an_array'range my_array'right my_array'high my_array'low my_array'left

Activity (now - T) to now Event (now - T) to now Copy of sig delayed by T Value before last event Toggles on activity on sig Time since last activity Fime since last event Value of driver on sig rue if activity on sig True if event on sig ooolean ooolean ooolean ooolean sigtype sigtype fourval fourval fourval sigtype time time fourval'rightof('1') sig'driving_value fourval'pred('1') fourval'**succ**('Z') sig'transaction sig'last_active sig'delayed(T) sig'last_value sig'last_event fourval'val(3) sig'stable(T) sig'quiet(T) sig'active sig'event

9. Statements

9.1 Concurrent Statements

state_mach: process (state) -- label is optional -- ref. 7 -- variable declarations

begin

-- ref. 9 -- sequential statements end process;

U1_n_input_nand: n_input_nand

port map (data => my_data; generic map $(n \Rightarrow 2)$;

result => my_res); top_block: block

-- ref. 7 -- declaration begin

-- concurrent statements end block;

-- ref. 9

label2 : nand2(a(i), b(i), c(i)); label1 : for i in 1 to 3 generate end generate;

label3: if (i < 4) generate

label4: nor2(a(i), b(i), c(i)); end generate;

Sequential Statements 9.2

does nothing wait on sig1, sig2 until (sig = '1') for 30 ns; <u>=</u>

wait until (clock'event and clock = '1');

read_flag := 0; -- read_flag is a variable

-- optional optional elsif (x > y) then max := x; if (x < y) then max := y;</pre> else max := x;

case a is end if:

-- optional wnen 'Z' => d <= '0'; when others => d <= 'X'; when '1' | '0' => d <= '1';

while (x < y) loop next when (x > 5); end case;

--usage of next for i in (0 to 100) loop x := x + 1; end loop;

exit when (x = 0); : + × !! ×

error

fourval integer ourval

fourval'**leftof**('0')

fourval'**leftof**('1')

fourval'pos('Z')

end loop;

-- usage of exit

Concurrent and Sequential Statements 9.3

enable <= select after 1 ns;

assert (a = b)

report "a is not equal to b" severity note; -- severity levels : note | warning | error | failure

10. Package Declarations

package two_level is

ref. 7 -- type, signal, function declarations end two level;

package body two_level is

--subprogram definitions end two_level;

ref 12

11. Library Usage Declarations

-- using the two_level package.

-- all objects used use work.two_level.all; library work;

-- only the "vcc" object used use work.two level.vcc;

12. Subprograms

variable return_val : two_level; return two level is

function bool_2_2level (boolean:in_bool)

if (in_bool = true) then begin

return_val := high; else return_val := low; end if;

return return_val; end bool_2_2level;

: inout bit; in bit: procedure clock_buffer (signal local clk signal clk pin

constant clock_skew : in time) is

-- example of side effects in a procedure begin

global_clk <= local_clk after clk_skew; local clk <= clk pin;

end clock_buffer;

13. Predefined Subprograms

enable <= '1' when (now < 2 ns) else '0';

variable ptoi : pointer_to_integer; ptoi := new integer;

-- usage of new deallocate(ptoi);

variable status : file_open_status;

file_open(status, my_file, "in.dat", read_mode); file my_file:int_file;

-- returns true/false endfile(my_file);

variable int_var : integer; read(my_file, int_var);

file_close(my_file);