endtask

12. Commonly used Compiler Directives

// ref_time_unit / precision module and_op (a,b,c); timescale 100ns/1ns define word size 32 ifdef, else, endif include ../header.v wire a = b & c; ifdef behavioral and a1(a,b,c); output a; input b,c; endmodule else

13. Observing Outputs

\$monitor (\$time, "a = %b and b = %b", clock, reset); \$display ("Value of variable is %d", var); **\$fmonitor**(flag, "value = %h", add[15:0]) always @(....); // dump data in text file **\$fdisplay** (flag, "%h", data[7:0]); integer flag; initial flag = \$fopen("out_file"); \$fclose ("out_file"); \$monitoron; Smonitoroff

14. Simulation Control

\$dumpvars (1,top); // dump variables in module instance top. // dump 2 levels below top.m1 // come out of simulation // start / restart dump // stop for interaction // dump all signals // dump in this file // stop dump \$dumpfile ("my.dump"); \$dumpvars (2,top.m1); #1000 dumpoff; #500 dumpon; #1000 \$finish; \$dumpvars; initial begin

Language Constructs not supported by most Synthesis tools 5

triand, trior, tri1, tri0, and trireg net types Ranges and arrays for integers primitive definition Declarations and Definitions event declaration repeat statement time declaration initial statement wait statement event control delay control Statements

fork statement

deassign statement release statement force statement

defparam statement


Operators

Case equality and inequality operators (=== and !==) Division and modulus operators for variables Gate-Level Constructs

pullup, pulldown,

tranif0, tranif1, rtran, rtranif0, rtranif1 Miscellaneous Constructs

Compiler directives like 'ifdef, endif and else Hierarchical names within a module Verilog is a registered trademark of Cadence Design Systems, Inc. Verilog Quick Reference Card is intended for quick reference. Please use Verilog LRM for details.





Verilog® Quick Reference Card

1. Module

module_name (list of ports); input / output / inout declarations parameter declarations net / reg declarations integer declarations

gate/switch instances hierarchical instances parallel statements

endmodule

2. Parallel Statements

Following statements start executing simultaneously inside (sequential statements) initial begin

always begin

(sequential statements)

assign wire_name = [expression];

3. Basic Data Types

a. Nets

e.g. wire, wand, tri, wor

Continuously driven

Gets new value when driver changes LHS of continuous assignment

// unconditional tri [15:0] data;

assign data[15:0] = enable ? data_in : 16'bz; assign data[15:0] = data_in; // conditional

b. Registers

e.g. **reg**

Represents storage

Always stores last assigned value LHS of an assignment in procedural block.

// event (both edges) @ (posedge clock) signal = 1'b1; // positive edge @ (reset) signal = 1'b0;

4. Sequential Statements

Given below are simple examples instead of BNF type of definitions.

if (reset == 0) begin data = 8'b00;

o case (o	case (operator)		ij.	relational
2'd0	2'd0: z = x + y;		_	logical negation
2'd1	2'd1:z=x-y;		భ	logical and
2,d2	: z = x * y;		=	logical or
defaul	default: \$display("Invalid operation");	operation");	.	logical equality
endcase			11	logical inequality
Initial begin	əgin	// 50 MHz clock	=== -	case equainty
2012	$CIOCK \equiv U;$		<u> </u>	case mequality
TORE	Torever #10 clock = ~clock;	ilock;	≀ c	bit wise negation
end		// precision i ns	ď	bit wise and
repeat	(z) @ (bosedge cik	repeat (2) @ (posedge cik); // add 2 clock delay	- <	bit-wise avolusive or
Lebear	(a) & (bosedge cik	((3) © (poseuge cirk) bus <=data,	\-\ \d	bit-wise exclusive or
, 1	// evaluate data witer title assigning	al the assignment is encountered.	: 5 • •æ	reduction and
repeat	repeat (flag) begin	// looping	, ళ	reduction nand
)e	action	n		reduction or
end			-	reduction nor
while (while (i < 10) begin		<	reduction xor
at	action		~^ Or ^~	reduction xnor
end			¥	left shift
for (i =	for $(i = 0; i < 9; i = i+1)$ begin	egin	^	right shift
ac	action		.:	conditional
end			ō	Event or
wait (!k	wait (!oe) #5 data = d_in;			- <u>4</u>
ed (neg	(negeage clock) q = d;		o. specify blocks	CKS
Degin		// tinisnes at time #25	enacify	
- T	#10 X = y; #15 0 = b;			aim/ anoitaralach mara
# 70	a L		cpecparam; so	// Specparam deciarations (IIIIII
to t		// finishes at time #15	specparami (_se	// timing constraints checks
#10.	:×		Ssetup (data, po	Setup (data, posedge clock, t_rise):
#15	#15a=b;		\$hold (posedge	\$hold (posedge clear, data, t_hold);
join			ly simple	// simple pin to pin path delay
	:		(a => out) = 9; //	(a => out) = 9; // => means parallel con
o. Gate P	Gate Primitives		- you' appasou)	// edge sensitive pin to pin patr // edge clock (ci.t +: in) - (10.8)
put)	fourt in.	four in the transfer of the tr	- Assuge clock	// state dependent nin to nin na
	in1,, inη), in in).		if (state $a = 2$)	if (state $a = 2.001$) (a $b^* > 0.01$) = 15:
	(out, In ₁ ,, In _n);		em <* //	// *> means full connection
	(out, In ₁ ,, In _n);	_	endspecify	
out ₁ ,	(out1,,out _n , Iff),		•	
outifu (out, in, control);	in, control); in control):	bufff1 (out, in, control);	9. Memory Instantiation	tantiation
oulling (out).	iii, coiiiioi),			
ding (out)			module mem_test;	10-101. // memon
S. Delays			integeri:	
1			initial begin	
Single delay		and #5 my_and();	// reading the me	// reading the memory content file
4ise/fall 3ise/fall/Transnort	trocat	and #(5,7) my_and(); bufif1 #(10.15.5) mv_buf();	\$readmemh ("cc	\$readmemh ("contents.dat", memory);
Midelaye as	ilse/idii/ ildiispoli Ni delaye se min:hyn:max	or #(4.5.6 6.7.8) mv or ()	// display conten	// display contents of initialized memory
All delays as	ı IIIII.typ.IIIax	() 10-km (0:1:0 (0:1:1) = 10 (for $(i = 0; i < 9; i = i+1)$	i=i+1)
Compiler of	Compiler options for delays		\$display ("Me	≴display ("Memory [%d] = %h", ı, me
+maxdel	+maxdelays, +typdelays(default), +mindelays e.g. verilog +maxdelays test.v	fault), +mindelays	endmodule	
	-		"contents.dat" contains	tains
7. Operators	ors		@02 ab da	œ
100	noncatanation	- coita	@ 00 00 01	_
/*·+	arithmetic		• This simple m	This simple memory model can be us
. %	snInpom		Input data van	Input data values to simulation enviro Sreadmemb can be used for feeding
			• DICACINELLO C	an de useu ioi reeuirig

```
bit-wise equivalence
                                                                                                                                                                        bit-wise exclusive or
                                                                                                                                      bit-wise and
bit-wise inclusive or
                                                                                                                        bit-wise negation
                                                                          logical inequality
            logical negation
                                                                                                         case inequality
                                                                                                                                                                                                                     reduction nand
                                                            logical equality
                                                                                                                                                                                                      reduction and
                                                                                                                                                                                                                                                                                   reduction xnor
                                                                                          case equality
                                                                                                                                                                                                                                                   reduction nor
                                                                                                                                                                                                                                                                   reduction xor
                                                                                                                                                                                                                                    reduction or
                            logical and
                                                                                                                                                                                                                                                                                                                             conditional
                                             logical or
                                                                                                                                                                                                                                                                                                                 right shift
                                                                                                                                                                                                                                                                                                                                              Event or
                                                                                                                                                                                                                                                                                                  left shift
H
```

cify Blocks

// specparam declarations (min:typ:max) aram t_setup = 8:9:10, t_hold = 11:12:13; // state dependent pin to pin path delay out) = 9; // => means parallel connection // edge sensitive pin to pin path delay ge clock => (out +: in)) = (10,8); // simple pin to pin path delay p (data, posedge clock, t_rise); (posedge clear, data, t_hold); // timing constraints checks

nory Instantiation

// memory declaration splay ("Memory [%d] = %h", i, memory[i]); ay contents of initialized memory memh ("contents.dat", memory); ing the memory content file] memory [0:10]; = 0; i < 9; i = i+1) nem_test; 흗

simple memory model can be used for feeding 8

dmemb can be used for feeding binary values t data values to simulation environment.

from contents file.

0. Blocking and Non-blocking Statements

// This Non-blocking statement removes above race condition // These blocking statements exhibit race condition. // and gives true swapping operation always @(posedge clock) always @(posedge clock) always @(posedge clock) b = a;

always @(posedge clock) a <= b;

b <= a;

11. Functions and Tasks

Function

- A function can enable another function but not another
- Functions must not contain any delay, event, or timing Function always executes in 0 simulation time.
- Functions must have at least one input argument. They can control statement.
 - Functions always return a single value. They cannot have have more than one input.

output or inout argument.

e.g.

parity = calc_parity(addr);

function calc_parity; input [31:0] address; calc_parity = ^address;

end

endfunction

Task

- A task can enable other tasks and functions
- Tasks may execute in non-zero simulation time.
- Tasks may contain delay, event or timing control statements
- Tasks may have zero or more arguments of type input, output or inout.
 - Tasks do not return with a value but can pass multiple values through output and inout arguments.

read, oe; // notice the sequence Cycle_read (read_in, oe_in, data, addr); task Cycle_read; input

output [7:0] data; input [15:0] address; begin

#10 read_pin = read; # 05 oe_pin = oe;

data = some_function(address);