XILINX
ALL PROGRAMMABLE™

SDSoC Technical Introduction



All Programmable SoCs Development Flow



Before SDSoC: Connectivity Exploration

- Manual HW-SW connectivity
- Multiple input languages and tools



Need to modify multiple levels of design entry

Before SDSoC: HW-SW Partition Exploration



- Manual HW-SW connectivity
- Multiple input languages and tools

Involving multiple discipline to explore architecture

After SDSoC:



After SDSoC:



- Remove the manual design of SW drivers and HW connectivity

After SDSoC:



- Remove the manual design of SW drivers and HW connectivity
- Use the C/C++ end application as the input calling the user algorithm IPs as function calls

After SDSoC:



- Remove the manual design of SW drivers and HW connectivity
- Use the C/C++ end application as the input calling the user algorithm IPs as function calls
- Partition set of functions to Programmable Logic by a single click

After SDSoC: Automatic System Generation



C/C++ to System in hour, days

The SDSoC Development Environment



- ASSP-like programming experience
- System-level profiling
- Full system optimizing compiler
- Expert use model for platform developers and system architects



SDSoC's ASSP-like Programming Experience



- **Easy to use Eclipse IDE**
- **One click to accelerate functions in Programmable Logic (PL)**
- **Optimized libraries**
  - Xilinx, ARM and Partners
  - DSP, Video, fixed point, linear algebra, BLAS, OpenCV
- **Support for Linux, FreeRTOS, bare metal**
  - Additional OS support in future releases

SDSoC's System Level Profiling



- **Rapid system performance estimation**
  - Full system estimation (programmable logic, data communication, processing system)
  - Reports SW/HW cycle level performance and hardware utilization
- **Automated performance measurement**
  - Runtime measurement by instrumentation of cache, memory, and bus utilization

Full System Optimizing Compiler



- **Rapid software configurable application acceleration using C/C++**
  - Automated function acceleration in programmable logic
  - Up to 100X increase in performance vs. software
  - System optimized for latency, bandwidth, and hardware utilization

Automated Generation of System Connectivity

Find the lowest latency DataMover	PS-PL Interface				
		ACP	HP cache	HP non-cache	GP
	SW only	180,957	181,009	365,766	
	Simple DMA	27,023	38,705	26,797	
	SGDMA	30,804	43,225	30,818	
	Processor Direct	45,868	81,941	46,057	
	FIFO				427,878

32X32 floating point matrix multiply (latency in processor cycles)

- **Explore system performance and power**
  - Rapidly configure, generate macro and micro architectures
  - Explore optimal interconnect and memory interfaces
  - Automatic insertion of AXI-Performance Monitor (APM) to obtain detailed cache/port/memory performance data
- **Shorten development time over traditional Hardware/Software flows**

SDSoC: Complete End-to-End Flow

C/C++

SDSoC™ Environment



A complete C to system flow!



SDSoC: Complete End-to-End Flow

C/C++



Estimator | Compiler | Debugger | Profiler

Simple familiar SW development environment

Vivado | HLS | IP Integrator | HSI | ARM Compiler

Proven design tools and technologies



A complete C to system flow!



Supported Development Platforms

- **Start today with:**
  - Xilinx development platforms: ZC702 & ZC706,
  - Alliance Member platforms: Zedboard, MicroZed, ZYBO, Zynq SDR, ZC702+HDMI IO, SVDK, any many more
  - Visit http://www.xilinx.com/products/design-tools/software-zone/sdsoc.html#boardskits
- Customer platform flow supported today (UG1146)

Custom Platform Creation

- Target customer's own board for production design with SDSoC
- Add metadata to existing Vivado project and existing Software projects (OS, BSPs and libraries)



An Example – Matrix Multiply + Add

C-callable IP

```
madd(inA,inB,out){
}
```
HDL IP

```
main(){
 malloc(A,B,C);
 mmult(A,B,D);
 madd(C,D,E);
 printf(E);
}
```

```
mmult(inA,inB,out){
}
```
HLS C/C++



Compiler inferred data communication using data movers

An Example - Beamforming

C-callable IP

```
WBS(Q,R,Out){
  HDL IP
}
```

```
main(){
  malloc(A);
  QRD(A,Q,R);
  WBS(Q,R,Out);
  printf(Out);
}
```

```
QRD(A,Q,R){
  HLS C/C++
}
```



Compiler inferred data communication using data movers

Beamforming with AD9361

ANALOG DEVICES

XILINX
ALL PROGRAMMABLE™

```
main(){
  rxADC(A);
  QRD(A,Q,R);
  WBS(Q,R,out);
  txDAC(out);
}
```

Zynq SDR platform

SDSoC™ Environment



Custom Platform and HLS optimized IPs

Canny Edge Detection with SDSoC

iveia hybrid computing

XILINX ALL PROGRAMMABLE™

```
main(){
 getCamera(A);
 gaussian(A,B);
 horEdge (B,C);
 verEdge (B,D);
 …
 display(out);}
```

iVeia Vision Platform

SDSoC™ Environment

Camera

ZYNQ

PS

PL

Application

Libraries

Stub

Linux

Drivers

AXI

Gaussian

Horizontal Edge Detect

Vertical Edge Detect

Edge dir and mag

Non-maxima suppress

HDMI

SDSoC Generated

Platform

DMA

AXI-S

Custom Platform C-callable IPs and HLS optimized IPs

Digital Pre-Distortion (DPD) Accelerator



Custom Platform and C-callable RTL IP

Demodulation

iveia hybrid computing

```
main(){
  getDDC(A);
  demod(A,B);
  txI2S(B);
}
```

iVeia SDR platform

SDSoC Environment



Custom Platform and C-callable RTL IP

1080p60 Motion Detection using SDSoC

XILINX
ALL PROGRAMMABLE™

```
main(){
  get_camera(A);
  sobel(A,B);
  diff(B,C);
  …
  display(out);
}
```

ZC702 + HDMI FMC Platform

SDSoC Environment

SDSoC Generated
Platform
DMA
AXI-S

HDMI

ZYNQ

Application
Libraries
Stub
Linux
Drivers

PS
PL

AXI

Sobel Filter
Sobel Filter
Diff Filter
Median Filter
Combo Filter

HDMI

Entire design completed in 2-weeks with multiple iterations of algorithm

Thank you