





## All Programmable SoCs Development Flow




## **Before SDSoC: Connectivity Exploration**





## Need to modify multiple levels of design entry

# **Before SDSoC: HW-SW Partition Exploration**



Involving multiple discipline to explore architecture







➤ Remove the manual design of SW drivers and HW connectivity

Remove the manual design of SW drivers andHW connectivity

➤ Use the C/C++ end application as the input calling the user algorithm IPs as function calls






Remove the manual design of SW drivers and HW connectivity

➤ Use the C/C++ end application as the input calling the user algorithm IPs as function calls


➤ Partition set of functions to Programmable Logic by a single click

# After SDSoC: Automatic System Generation




## C/C++ to System in hour, days


# The SDSoC Development Environment



- **➤** ASSP-like programming experience
- System-level profiling
- > Full system optimizing compiler
- ➤ Expert use model for platform developers and system architects




# SDSoC's ASSP-like Programming Experience



- > Easy to use Eclipse IDE
- ➤ One click to accelerate functions in Programmable Logic (PL)
- Optimized libraries
  - Xilinx, ARM and Partners
  - DSP, Video, fixed point, linear algebra, BLAS, OpenCV
- Support for Linux, FreeRTOS, bare metal
  - Additional OS support in future releases

## SDSoC's System Level Profiling




#### > Rapid system performance estimation

- Full system estimation (programmable logic, data communication, processing system)
- Reports SW/HW cycle level performance and hardware utilization

#### **➤** Automated performance measurement

 Runtime measurement by instrumentation of cache, memory, and bus utilization

## **Full System Optimizing Compiler**



# ➤ Rapid software configurable application acceleration using C/C++

- Automated function acceleration in programmable logic
- Up to 100X increase in performance vs. software
- System optimized for latency, bandwidth, and hardware utilization

## **Automated Generation of System Connectivity**

	PS-PL Interface				
Find the		ACP	HP cache	HP non-cache	GP
lowest latency DataMover	SW only	180,957	181,009	365,766	
	Simple DMA	27,023	38,705	26,797	
	SGDMA	30,804	43,225	30,818	
	Processor Direct	45,868	81,941	46,057	
	FIFO				427,878

32X32 floating point matrix multiply (latency in processor cycles)


#### ➤ Explore system performance and power

- Rapidly configure, generate macro and micro architectures
- Explore optimal interconnect and memory interfaces
- Automatic insertion of AXI-Performance Monitor (APM) to obtain detailed cache/port/memory performance data
- ➤ Shorten development time over traditional Hardware/Software flows


## **SDSoC: Complete End-to-End Flow**








# A complete C to system flow!




**Platform** 

## **SDSoC: Complete End-to-End Flow**







# A complete C to system flow!



**Platform** 

## **Supported Development Platforms**






## > Start today with:

- Xilinx development platforms: ZC702 & ZC706,
- Alliance Member platforms: Zedboard,
   MicroZed, ZYBO, Zynq SDR,
   ZC702+HDMI IO, SVDK, any many
   more
- Visit
   <a href="http://www.xilinx.com/products/design-tools/software-zone/sdsoc.html#boardskits">http://www.xilinx.com/products/design-tools/software-zone/sdsoc.html#boardskits</a>
- Customer platform flow supported today (UG1146)

### **Custom Platform Creation**

- > Target customer's own board for production design with SDSoC
- ➤ Add metadata to existing Vivado project and existing Software projects (OS, BSPs and libraries)




# **An Example – Matrix Multiply + Add**

**C-callable IP** 


```
madd(inA,inB,out) {

HDL IP
}
```

```
main() {
  malloc(A,B,C);
  mmult(A,B,D);
  madd(C,D,E);
  printf(E);
}
```







**Platform** 

A,B

Compiler inferred data communication using data movers


# **An Example - Beamforming**

#### **C-callable IP**


```
WBS (Q,R,Out) {

HDL IP
```

```
main() {
  malloc(A);
  QRD(A,Q,R);
  WBS(Q,R,Out);
  printf(Out);
}
```








**Platform** 


Compiler inferred data communication using data movers

## **Beamforming with AD9361**




**Custom Platform and HLS optimized IPs** 

# Canny Edge Detection with SDSoC



**Custom Platform C-callable IPs and HLS optimized IPs** 


# **Digital Pre-Distortion (DPD) Accelerator**




**Custom Platform and C-callable RTL IP** 

## **Demodulation**





**Custom Platform and C-callable RTL IP** 



Entire design completed in 2-weeks with multiple iterations of algorithm



