
(a) Chip-loss regularisation
max(h, 0)
ψ_ε(h)
Effective thickness [mm]
Chip thickness h [mm]
0.010
0.008
0.006
0.004
0.002
0.000
−0.010
−0.005
0.000
0.005
0.010
1
0


(b) Geometric engagement and phase-cell integration
E_i
θ_s,i
θ_e,i
g_i(θ)
1
0
Δθ
entry
full
exit
A_i,r,k
C_k
ϑ_j
Δϑ = (b − a)/n_q
a_i,r,k
b_i,r,k
ϑ
0
π
2π
Spindle phase θ [rad]