

(a) Chip-loss regularisation
max(h, 0)
ψ_e(h)
Effective thickness [mm]
Chip thickness h [mm]
(b) Geometric engagement and phase-cell treatment
g_i(θ)
no overlap
entry crossing
full overlap
exit crossing
no overlap
Spindle phase θ
i = 0
i = 1
i = 2
i = 3
n_e(θ)
Spindle phase θ
a_{i,r,k}
b_{i,r,k}
Active-interval quadrature in ϑ