

Chapter 4 Combinational Logic




FIGURE 4.1


Block diagram of combinational circuit

Combinational Logic

aka. Combinational Circuit

Combination of logic gates on the present inputs → the outputs *at any time!*

A combinational circuit performs an operation that can be specified logically by a set of Boolean functions.



Arithmetic
&
Logical Op

```
graph LR; A((Arithmetic & Logical Op)) --> B[Binary Adder, Binary Subtractor, Binary Multiplier]; A --> C[Binary Comparator (Magnitude Comparator)];
```

The diagram consists of an orange circle on the left containing the text 'Arithmetic & Logical Op'. A black arrow points from the right side of this circle to a light blue rectangular box on the right. This box is divided into two horizontal sections. The top section contains the text 'Binary Adder, Binary Subtractor, **Binary Multiplier**'. The bottom section contains the text 'Binary Comparator (Magnitude Comparator)'.

Binary Adder, Binary Subtractor, **Binary Multiplier**


Binary Comparator (Magnitude Comparator)

Binary Multiplier


Unsigned

$n\text{-bit } X + n\text{-bit } X + \dots + n\text{-bit } X$

$m\text{-bit } Y \text{ times!}$




$$X \times (11)_2 = X + X + X$$



$$X \times (11)_2 = X + X + X$$

If you change Y, you have to change circuit!!



$X \times Y = X + \dots + X \rightarrow$ When to stop?
Feedback \rightarrow Sequential Logic

Binary Multiplier

Unsigned


$$\begin{array}{r}
 \times \quad \begin{array}{r} X_4 X_3 X_2 X_1 \\ Y_1 \end{array} \\
 \hline
 M_4 M_3 M_2 M_1
 \end{array}$$

$$\begin{array}{r}
 X_4 X_3 X_2 \textcolor{red}{X}_1 \\
 \times \qquad \qquad \qquad \textcolor{red}{Y}_1 \\
 \hline
 M_1 = Y_1 X_1
 \end{array}$$

$$\begin{array}{r}
 X_4 X_3 \textcolor{red}{X}_2 X_1 \\
 \times \qquad \qquad \qquad \textcolor{red}{Y}_1 \\
 \hline
 M_2 = Y_1 X_2
 \end{array}$$

$$\begin{array}{r}
 X_4 X_3 X_2 X_1 \\
 \times \quad Y_1 \\
 \hline
 M_3 = Y_1 X_3
 \end{array}$$

$$\begin{array}{r}
 \times \quad \begin{array}{cccc} X_4 & X_3 & X_2 & X_1 \end{array} \\
 \hline
 \begin{array}{cccc} & & & Y_1 \end{array} \\
 M_4 = Y_1 X_4
 \end{array}$$




$$\begin{array}{r}
 \times \qquad \qquad \qquad X_4 X_3 X_2 X_1 \\
 \qquad \qquad \qquad \qquad \qquad Y_2 Y_1 \\
 \hline
 M_4 M_3 M_2 M_1
 \end{array}$$


$$\begin{array}{r}
 \times \qquad \qquad \qquad X_4 X_3 X_2 X_1 \\
 \qquad \qquad \qquad \qquad Y_2 Y_1 \\
 \hline
 \qquad \qquad M_4 M_3 M_2 M_1 \\
 N_4 \ N_3 \ N_2 \ N_1 \ 0
 \end{array}$$

$$\begin{array}{r}
 \times \qquad \qquad \qquad X_4 X_3 X_2 X_1 \\
 \qquad \qquad \qquad \qquad \qquad Y_2 Y_1 \\
 \hline
 \qquad \qquad M_4 M_3 M_2 M_1 \\
 + \qquad N_4 N_3 N_2 N_1 0 \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 \begin{array}{r}
 \times \\
 +
 \end{array}
 \begin{array}{r}
 \begin{array}{r}
 X_4 X_3 X_2 X_1 \\
 Y_2 Y_1
 \end{array} \\
 \hline
 \begin{array}{r}
 0 \quad M_4 \quad M_3 \quad M_2 \quad M_1 \\
 N_4 \quad N_3 \quad N_2 \quad N_1 \quad 0
 \end{array} \\
 \hline
 \begin{array}{r}
 \text{C4} \quad S_4 \quad S_3 \quad S_2 \quad S_1 \quad M_1
 \end{array}
 \end{array}$$

$$\begin{array}{r}
 \times \qquad \qquad \qquad X_4 X_3 X_2 X_1 \\
 \qquad \qquad \qquad Y_2 Y_1 \\
 \hline
 + \quad \begin{array}{r}
 \begin{array}{ccccc}
 0 & M_4 & M_3 & M_2 & M_1 \\
 N_4 & N_3 & N_2 & N_1 & 0 \\
 \hline
 C4 & S_4 & S_3 & S_2 & S_1 \\
 \end{array}
 \end{array}
 \end{array}$$





$$\begin{array}{r}
 \times \qquad \qquad \qquad X_4 X_3 X_2 X_1 \\
 \qquad \qquad \qquad Y_3 Y_2 Y_1 \\
 \hline
 \qquad \qquad M_4 M_3 M_2 M_1 \\
 + \qquad N_4 N_3 N_2 N_1 0 \\
 \qquad P_4 P_3 P_2 P_1 0 0 \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 \times \quad \quad \quad X_4 X_3 X_2 X_1 \\
 \quad \quad \quad Y_3 Y_2 Y_1 \\
 \hline
 \end{array}$$


$$\begin{array}{r}
 + \quad \begin{array}{|c|} \hline C_4 \\ \hline \end{array} S_4 S_3 S_2 S_1 M_1 \\
 \quad \quad P_4 P_3 P_2 P_1 0 0 \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 \times \quad \quad \quad X_4 X_3 X_2 X_1 \\
 \quad \quad \quad Y_3 Y_2 Y_1 \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 + \quad \begin{array}{|c|} \hline C_4 \\ \hline \end{array} S_4 S_3 S_2 S_1 M_1 \\
 \quad P_4 P_3 P_2 P_1 0 0 \\
 \hline
 \quad Z_4 Z_3 Z_2 Z_1 S_1 M_1
 \end{array}$$

$$\begin{array}{r}
 \times \quad \begin{array}{r} X_4 X_3 X_2 X_1 \\ Y_3 Y_2 Y_1 \end{array} \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 + \quad \begin{array}{|c|c|c|c|} \hline C_4 & S_4 & S_3 & S_2 \\ \hline P_4 & P_3 & P_2 & P_1 \\ \hline Z_4 & Z_3 & Z_2 & Z_1 \\ \hline \end{array} \begin{array}{l} S_1 \ M_1 \\ 0 \ 0 \\ S_1 \ M_1 \end{array} \\
 \hline
 \end{array}$$



Binary Multiplier

Unsigned

n-bit $X \times$ m-bit Y
→ how many output bit?

Binary Multiplier

Unsigned

n-bit $X \times$ m-bit Y
→ how many ANDs?

Binary Multiplier

Unsigned

n-bit $X \times$ m-bit Y

→ how many k-bit adders?

Binary Multiplier

Unsigned

n-bit $X \times$ m-bit Y

→ what is k in k -bit adders?

Binary Multiplier

Signed?

n-bit $X \times$ m-bit Y

Arithmetic
&
Logical Op

```
graph LR; A((Arithmetic & Logical Op)) --> B[Binary Adder, Binary Subtractor, Binary Multiplier]; A --> C[Binary Comparator (Magnitude Comparator)];
```

The diagram consists of an orange circle on the left containing the text 'Arithmetic & Logical Op'. A black arrow points from the right side of this circle to a light blue rectangular box on the right. This box is divided into two horizontal sections. The top section contains the text 'Binary Adder, Binary Subtractor, Binary Multiplier'. The bottom section contains the text 'Binary Comparator (Magnitude Comparator)' in bold.

Binary Adder, Binary Subtractor, Binary Multiplier

Binary Comparator (Magnitude Comparator)

Binary Comparator

Unsigned

$X > Y$


$X == Y$

$X < Y$

Given two unsigned numbers x and y , design a logic circuit to see

$$x \geq? y$$

Y2	Y1	X2	X1	F(Y2,Y1,X2,X1)=Σ m(0,1,2,3,5,6,7,10,11,15)	F(Y2,Y1,X2,X1)=Π M(4,8,9,12,13,14)
0	0	0	0	1	1
0	0	0	1	1	1
0	0	1	0	1	1
0	0	1	1	1	1
0	1	0	0	0	0
0	1	0	1	1	1
0	1	1	0	1	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	1	1
1	0	1	1	1	1
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	0	0
1	1	1	1	1	1



$$\begin{aligned}
 F &= \prod M(4, 8, 9, 12, 13, 14) \\
 &= M_4 M_8 M_9 M_{12} M_{13} M_{14} \\
 &= m'_4 m'_8 m'_9 m'_{12} m'_{13} m'_{14} \\
 &= (y'_2 y'_1 x'_2 x'_1) m'_4 \rightarrow y'_2 + y'_1 + x'_2 + x'_1 \\
 &\quad (y'_2 y'_1 x'_2 x'_1) m'_8 \rightarrow y'_2 + y'_1 + x'_2 + x'_1 \\
 &\quad (y'_2 y'_1 x'_2 x'_1) m'_9 \rightarrow y'_2 + y'_1 + x'_2 + x'_1 \\
 &\quad (y'_2 y'_1 x'_2 x'_1) m'_{12} \rightarrow y'_2 + y'_1 + x'_2 + x'_1 \\
 &\quad (y'_2 y'_1 x'_2 x'_1) m'_{13} \rightarrow y'_2 + y'_1 + x'_2 + x'_1 \\
 &\quad (y'_2 y'_1 x'_2 x'_1) m'_{14} \rightarrow y'_2 + y'_1 + x'_2 + x'_1
 \end{aligned}$$

Given two unsigned numbers x and y , design a logic circuit to see

$$x > y ; x == y ; x < y$$

Y2	Y1	X2	X1	F ₁ = (X > Y)	F ₂ = (X==Y)	F ₃ = (X < Y)
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

Y2	Y1	X2	X1	F ₁ = (X > Y)	F ₂ = (X == Y)	F ₃ = (X < Y)
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1		0
0	0	1	1	1		0
0	1	0	0	0		1
0	1	0	1	0		0
0	1	1	0	1		0
0	1	1	1	1		0
1	0	0	0	0		1
1	0	0	1	0		1
1	0	1	0	0		0
1	0	1	1	1		0
1	1	0	0	0		1
1	1	0	1	0		1
1	1	1	0	0		1
1	1	1	1	0		0

If X and Y
3, 4, 5, ...
bits?!

Binary Subtractor

Binary Subtractor

Unsigned by Hossein's Way!

$$\begin{array}{r} \\ X_3 X_2 X_1 \\ - Y_3 Y_2 Y_1 \\ \hline C_4 S_3 S_2 S_1 \end{array}$$

$$\begin{array}{r}
 C_3 C_2 C_1 C_0 \\
 0 X_3 X_2 X_1 \\
 - 0 Y_3 Y_2 Y_1 \\
 \hline
 C_4 S_4 S_3 S_2 S_1
 \end{array}$$

$$\begin{array}{r}
 C_3 C_2 C_1 C_0 \\
 0 X_3 X_2 X_1 \\
 + 2's\text{-comp}(0 Y_3 Y_2 Y_1) \\
 \hline
 C_4 S_4 S_3 S_2 S_1
 \end{array}$$

If S'_4 then $X \geq Y$

If S'_4 AND $(S_3+S_2+S_1)=1$ then $X > Y$

$$\begin{array}{r}
 C_3 C_2 C_1 C_0 \\
 0 X_3 X_2 X_1 \\
 + 2's\text{-comp}(0 Y_3 Y_2 Y_1) \\
 \hline
 C_4 S_4 S_3 S_2 S_1
 \end{array}$$

If S_4 then $X < Y$

$$\begin{array}{r}
 \phantom{\frac{0}{C_4}})} C_3C_2C_1C_0 \\
 \phantom{\frac{0}{C_4}})} 0 X_3X_2X_1 \\
 + \phantom{\frac{0}{C_4}})} \\
 \hline
 \phantom{\frac{0}{C_4}})} C_4 S_4S_3S_2S_1
 \end{array}$$


If S'_4 AND $(S_3+S_2+S_1)'=1$ then $X == Y$

XNOR

Equality Gate

NOT Exclusive-OR (XNOR)

W04




Y	X	$F = F(Y,X) = Y'X' + YX = m_0 + m_3$
0	0	1
0	1	0
1	0	0
1	1	1

⊙

$X_4 X_3 X_2 X_1$

$Y_4 Y_3 Y_2 Y_1$

1 1 1 1



$F_2 = (X == Y)$

$$X_4 = \textcolor{red}{1} \quad X_3 X_2 X_1$$

$$Y_4 = \textcolor{red}{0} \quad Y_3 Y_2 Y_1$$

$$X_4 Y'_4 \rightarrow X > Y$$

$$X_4 = 0 \quad X_3 X_2 X_1$$

$$Y_4 = 1 \quad Y_3 Y_2 Y_1$$

$$X'_4 Y_4 \rightarrow X < Y$$

X_4 X_3 X_2 X_1

Y_4 Y_3 Y_2 Y_1

$$X_4 \odot Y_4 = 1$$

$$X_4 \text{ } \color{red}{X_3=1} \text{ } X_2 X_1$$

$$Y_4 \text{ } \color{red}{Y_3=0} \text{ } Y_2 Y_1$$

$$X_4 \odot Y_4 = 1$$

$$X'_3 Y_3 \rightarrow X > Y$$

$$X_4 \text{ } X_3=0 \text{ } X_2X_1$$

$$Y_4 \text{ } Y_3=1 \text{ } Y_2Y_1$$

$$X_4 \odot Y_4 = 1$$

$$X_3 Y'_3 \rightarrow X < Y$$

$$\begin{aligned}
 F1 = (X > Y) = & X_4 Y'_4 + \\
 & (X_4 \odot Y_4) X_3 Y'_3 + \\
 & (X_4 \odot Y_4) (X_3 \odot Y_3) X_2 Y'_2 + \\
 & (X_4 \odot Y_4) (X_3 \odot Y_3) (X_2 \odot Y_2) X_1 Y'_1
 \end{aligned}$$

$$\begin{aligned}
 F1 = (X < Y) = & X'_4 Y_4 + \\
 & (X_4 \odot Y_4) X'_3 Y_3 + \\
 & (X_4 \odot Y_4) (X_3 \odot Y_3) X'_2 Y_2 + \\
 & (X_4 \odot Y_4) (X_3 \odot Y_3) (X_2 \odot Y_2) X'_1 Y_1
 \end{aligned}$$

Chapter 4 Combinational Logic




FIGURE 4.17
Four-bit magnitude comparator

Chapter 4 Combinational Logic




FIGURE 4.17
Four-bit magnitude comparator

Arithmetic
&
Logical Op

Binary Adder, Binary Subtractor, Binary Multiplier

Binary Comparator (Magnitude Comparator)

Data
Transmission

Decoder, Encoder

Multiplexer (MUX, MPX), De-Multiplexer (Demux)

Coders

Binary Codes (BCD, Excess-3, Gray)

Binary Decoder

Binary Code Decoder
Display Decoder

Decoder




Decode Binary to 1-hot



1-hot: a vector of bits with a single 1 and all the others 0



[0010000000]


[0000000100]

~~[0010010000]~~












Address






Address






0











X	D ₀	D ₁
0	1	0
1	0	1


X	$D_0 = m_0$	$D_1 = m_1$
0	1	0
1	0	1















Y	X	$D_0=m_0$	$D_1=m_1$	$D_2=m_2$	$D_3=m_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



Chapter 4 Combinational Logic

Table 4.6
Truth Table of a Three-to-Eight-Line Decoder

Inputs			Outputs							
<i>x</i>	<i>y</i>	<i>z</i>	<i>D</i> ₀	<i>D</i> ₁	<i>D</i> ₂	<i>D</i> ₃	<i>D</i> ₄	<i>D</i> ₅	<i>D</i> ₆	<i>D</i> ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1




FIGURE 4.18
Three-to-eight-line decoder