


Marriage Logic Map of "SHE" is always "RIGHT"



### Midterm Exam

More Time
Totally Agree
Sorry!
Because of Class Duration
Will Double or More in Final Exam

## Midterm Exam

Difficult
Topics not or Little Covered


Not Agree

Study More!


Lectures (Slides + Talk)

Next Session






### **Chapter 4 Combinational Logic**



#### FIGURE 4.1

Block diagram of combinational circuit

#### **Sequential Logic**





## Combinational Logic

aka. Combinational Circuit

Combination of logic gates on the present inputs  $\rightarrow$  the outputs  $\frac{at\ any\ time}{}!$ 


A combinational circuit performs an operation that can be specified logically by a set of Boolean functions.





Propagation Delay (Gate Delay) ≈ Δt

https://en.wikipedia.org/wiki/Propagation\_delay#Electronics




Propagation Delay (Gate Delay) ≈ Δt ≈ 0
https://en.wikipedia.org/wiki/Propagation\_delay#Electronics


## What we've done so far

Combinational Logic aka. Combinational Circuit

## Design a combinational logic circuit:

- 1. Truth Table (Inputs, Outputs)
- 2. Output Boolean Functions (SoP: ∑m | PoS: ∏M)
- 3. Minimization 567
  - Algebraically | K-Map | Quine-McCluskey
- 4. Logic Diagram | Circuit





## Calculator Collector

Spring 1993

Issue No. 1



### The Beginning

If you're past your mid-30s, you probably remember your consummate first simple hand-held calculator costing over \$50 (in early his staff or \$970's dollars). Depending how much older you are, your even better first could have been upwards to \$400. And we're just talk-whole electing the basic four functions here — addition, subtraction, multiplication, and division. Percentage and memory features. Up to no called "por

Company Profile:

#### - Rownian

Who can forget the "Bowmar Brain" series of calculators from the early '70s?

Bowmar was the first American company that made and sold their own line of portable electronic machines.

The story starts around 1970 when Bowmar, then a manufacturer of Light Emitting Diodes (LEDs), tried to sell their numeric display product to Japanese manufacturers for use in their electronic products

Bowmar wasn't too successful. The Japanese were using a flourescent style display that was cheaper and had a few design features the manufacturers liked better.

So, president Ed White, a consummate entrepreneur, and his staff came up with an even better idea — make the whole electronic calculator themselves.

Up to now, most of the socalled "portable" calculators





## Calculator

Decimal Interface (External)

Binary Calculation (Internal)

Decimal vs. Binary Systems

4.9

An ABCD-to-seven-segment decoder is a combinational circuit that converts a decimal digit in BCD to an appropriate code for the selection of segments in an indicator used to display the decimal digit in a familiar form. The seven outputs of the decoder (*a*, *b*, *c*, *d*, *e*, *f*, *g*) select the corresponding segments in the display, as shown in Fig. P4.9(a). The numeric display chosen to represent the decimal digit is shown in Fig. P4.9(b). Using a truth table and Karnaugh maps, design the BCD-to-seven-segment decoder using a minimum number of gates. The six invalid combinations should result in a blank display. (HDL—see Problem 4.51.)







FIGURE P4.9


# Combinational Logic Display Decoder









Binary Number




Binary Number





Binary Number



From 10 to 15, don't care conditions!

# Truth Table Display Decoder

D	С	В	A	→ a	Ь	С	d	е	f	g
0	0	0	0							
0	0	0	1							
0	0	1	0							
0	0	1	1							
0	1	0	0							
0	1	0	1							
0	1	1	0							
0	1	1	1							
1	0	0	0							
1	0	0	1 <							
1	0	1	0	$\rightarrow X$	X	X	X	X	X	X
1	0	1	1	$\rightarrow$ X	X	X	X	X	X	X
1	1	0	0	_> X	X	X	X	X	X	X
1	1	0	1 -	_> X	X	X	X	X	X	X
1	1	1		_>X	X	X	X	X	X	X
1	1	1	1	_> x	X	X	X	X	X	X

D	С	В	А	a	b	С	d	е	f	g
0	0	0	0	1						
0	0	0	1	> 0						
0	0	1	0	1						
0	0	1	1	1_	01 =	5 (0,0	2,3,5,6,	78		
0	1	0	0	0	OZ = BOP		7 7 9			
0	1	0	1	_1			( ) ,			
0	1	1	0	-1	A Po	$=$ \ \ \	(1) 4			
0	1	1	1	-1	10	J				
1	0	0	0	1						
1	0	0	1	1						
1	0	1	0	X	X	X	X	X	X	X
1	a		, ,							X
1	f $g$	b				WM =				X
1		_	$\rightarrow$	$\begin{vmatrix} b \\ c \end{vmatrix}$						X
1	e d	_   <i>c</i>		C						X
1	1	1	1	X	X	X	X	X	X	X


D	С	В	А	а	Ь	С	d	е	f	g
0	0	0	0	1	1					
0	0	0	1	0	1		_ 5 (o,	1,7,3,4	)+ d(/v)	11, 12-13
0	0	1	0	1	1	Pson		18,9	/	
0	0	1	1	1	1		)(			
0	1	0	0	0	1			$\Lambda(\overline{\mathcal{I}})$	6 )+	(0,11
0	1	0	1	1	0	Pus			/	(5)
0	1	1	0	1	0 \	<b>'</b>				
0	1	1	1	1	1					
1	0	0	0	1	1					
1	0	0	1	1	1					
1	0	1	0	X	X	X	X	X	X	X
1	a									X
1	$f \mid g$	b					<u> </u>			X
1		_					$\times$ $\times$ $\times$			X
1	e d	_ c		c					_  _	X
1	1	1	1	X	X	X	X	X	X	X

D	С	В	А	a	b	C	_d	е	f	$\left( g\right)$
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	_0)	(0-115)	) 1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1 +	(7/5)		1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1
1	0	1	0	X	X	X	X	X	X	X
1	a	-,								X
1	$f \mid_{g}$	b	<u>,—</u> ,		_, ,	—	<u>, —</u>		_, ,_,	X
1			X					$\times$		X
1	e d	_ c		[ C			_			X
1	1	1	1	X	X	X	X	X	X	Χ


# Boolean Functions © Display Decoder

## ? × ?-Variable K-Map Display Decoder


D	С	В	А	а
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	X
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X



D	С	В	Α	а
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	X
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X




D	С	В	А	а
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	X
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X



$$a_{sop} = B + D + CA + CA'$$

$$\begin{array}{c|c}
a \\
g \\
b \\
c \\
d \\
c
\end{array}$$


D	С	В	А	а
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	X
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X




$$a_{pos} = (CB'A' + D'C'B'A)''$$
  
=  $(C' + B + A)(D + C + B + A')$ 

$$\begin{array}{c|c}
a \\
f \\
g \\
e \\
d \\
c
\end{array}$$

D	С	В	Α	
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	X
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X




$$b_{pos} = (CA)^{\prime\prime} = C' + A'$$



### 7 × 4-Variable K-Map Display Decoder

 $\begin{bmatrix} a \\ g \end{bmatrix} b$   $\begin{bmatrix} e \\ d \end{bmatrix} c$ 

At Home!




### Binary Adder


## Design a logic circuit that adds two binary digits (bit).


# Range of inputs: 2 bits


## Input binary variables: X and Y




### Range of outputs?









# Output binary variables: Carry and Sum





 $\chi + \chi \longrightarrow \chi \oplus \chi$ 





Half Adder: Just 2 bits: X+Y








## Design a logic circuit that adds two binary <u>numbers!</u>



### Range of inputs: 2 binary numbers in range [00,11]<sub>2</sub>

### Input binary variables: $X=X_2X_1$ and $Y=Y_2Y_1$



### Range of outputs?


	00	00	00	•••	11
+	00	01	10	• • •	11
C	<b>0</b> 00	C= <u>0</u> 01	C = 0 10	C=	<b>1</b> 10


$$X_{2}X_{1}$$
+  $Y_{2}Y_{1}$ 


C  $S_{2}S_{1}$ 


### Range of outputs? Carry, S<sub>2</sub>, S<sub>1</sub>


Y <sub>2</sub>	Y <sub>1</sub>	$X_2$	X <sub>1</sub>	$C(Y_1, Y_2, X_2, X_1)$	$S_2(Y_1, Y_2, X_2, X_1)$	$S_1(Y_1, Y_2, X_2, X_1)$
0	0	0	0	0	0	SUPE 0
0	0	0	1	0	0	1
0	0	1	0	0	1	0
0	0	1	1	0	1	1
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	0	1	1
0	1	1	1	1	0	0
1	0	0	0	0	1	0
1	0	0	1	0	1	1
1	0	1	0	1	0	0
1	0	1	1	1	0	1
1	1	0	0	0	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	1
1	1	1	1	1	1	0















$$C=1$$
0 1
+ 0 1
 $C=0$  1 0











Design a logic circuit that adds two binary digits (bit) and a carry bit.



$$S = \sum m(1,2,4,7)$$

			Y	Χ	
		00	01	11	10
<u></u>	0	0 m <sub>0</sub>	1	0 m <sub>3</sub>	1
Ср	1	1	0 m <sub>5</sub>	1	0 m <sub>6</sub>

$\overline{}$	100	1	Г		7)
$=\sum$	111	$(\mathcal{I}_{i})$	, D ,	Ο,	()



$$S = \sum m(1,2,4,7)$$

	YX					
	00	01	11	10		
0	O m <sub>o</sub>	1 m <sub>1</sub>	O m³	1 m <sub>2</sub>		
C <sub>p</sub> 1	1 m <sub>4</sub>	O m <sub>5</sub>	1 m <sub>7</sub>	0 m <sub>6</sub>		

$$S = C'_{p}Y'X + C'_{p}YX' + C_{p}Y'X' + C_{p}YX$$

$$S = \sum m(1,2,4,7)$$

	YX					
	00	01	11	10		
0	0	1	0	1		
	m <sub>0</sub>	m <sub>1</sub>	m <sub>3</sub>	m <sub>2</sub>		
C <sub>p</sub> 1	1	0	1	0		
	m <sub>4</sub>	m <sub>5</sub>	m <sub>7</sub>	m <sub>6</sub>		

$$S = C'_{p}Y'X + C'_{p}YX' + C_{p}Y'X' + C_{p}YX'$$

$$= C'_{p}(Y'X + YX') + C_{p}(Y'X' + YX)$$

$$S = \sum m(1,2,4,7)$$

YX					
		00	01	11	10
	0	O mo	1 m <sub>1</sub>	O m <sub>3</sub>	1 m <sub>2</sub>
Ср	1	1 m <sub>4</sub>	O m <sub>5</sub>	1 m <sub>7</sub>	0 m <sub>6</sub>

$$S = C'_{p}Y'X + C'_{p}YX' + C_{p}Y'X' + C_{p}YX$$

$$= C'_{p}(Y'X + YX') + C_{p}(Y'X' + YX)$$

$$= C'_{p}(X \bigoplus Y) + C_{p}(Y'X' + YX)$$

$$S = \sum m(1,2,4,7)$$

	YX					
	00	01	11	10		
0	0	1	0	1		
	m <sub>0</sub>	m <sub>1</sub>	m <sub>3</sub>	m <sub>2</sub>		
C <sub>p</sub> 1	1	0	1	0		
	m <sub>4</sub>	m <sub>5</sub>	m <sub>7</sub>	m <sub>6</sub>		

$$S = C'_{p}Y'X + C'_{p}YX' + C_{p}Y'X' + C_{p}YX$$

$$= C'_{p}(Y'X + YX') + C_{p}(Y'X' + YX)$$

$$= C'_{p}(X \bigoplus Y) + C_{p}(Y'X' + YX)$$

$$= C'_{p}(X \bigoplus Y) + C_{p}(X \bigodot Y)$$

$$S = \sum m(1,2,4,7)$$

YX					
	00	01	11	10	
0	0 m <sub>o</sub>	1 m <sub>1</sub>	O m³	1 m <sub>2</sub>	
C <sub>p</sub> 1	1 m <sub>4</sub>	O m <sub>5</sub>	1 m <sub>7</sub>	0 m <sub>6</sub>	

$$S = C'_{p}Y'X + C'_{p}YX' + C_{p}Y'X' + C_{p}YX$$

$$= C'_{p}(Y'X + YX') + C_{p}(Y'X' + YX)$$

$$= C'_{p}(X \bigoplus Y) + C_{p}(Y'X' + YX)$$

$$= C'_{p}(X \bigoplus Y) + C_{p}(X \bigoplus Y)'$$

$$= C'_{p}(X \bigoplus Y) + C_{p}(X \bigoplus Y)'$$

$$(X \bigoplus Y)' = (Y'X+YX')'$$

$$= (Y'X)'(YX')'$$

$$= (Y+X')(Y'+X)$$

$$= YY'+YX+X'Y'+X'X'$$

$$= 0+YX+X'Y'+0$$

$$= YX+X'Y'$$

$$= Y \odot X$$

$$S = \sum m(1,2,4,7)$$

$$S = C'_{p}Y'X + C'_{p}YX' + C_{p}Y'X' + C_{p}YX$$

$$= C'_{p}(Y'X + YX') + C_{p}(Y'X' + YX)$$

$$= C'_{p}(X \bigoplus Y) + C_{p}(Y'X' + YX)$$

$$= C'_{p}(X \bigoplus Y) + C_{p}(X \bigoplus Y)'$$

$$= C'_{p}(X \bigoplus Y) + C_{p}(X \bigoplus Y)'$$

$$= C'_{p}\alpha + C_{p}\alpha'$$

$$S = \sum m(1,2,4,7)$$

$$S = C'_{p}Y'X + C'_{p}YX' + C_{p}Y'X' + C_{p}YX$$

$$= C'_{p}(Y'X + YX') + C_{p}(Y'X' + YX)$$

$$= C'_{p}(X \bigoplus Y) + C_{p}(X'Y + YX)$$

$$= C'_{p}(X \bigoplus Y) + C_{p}(X \bigoplus Y)'$$

$$S = \sum m(1,2,4,7)$$

	YX					
	00	01	11	10		
0	0	1	O	1		
	m <sub>0</sub>	m <sub>1</sub>	m <sub>3</sub>	m <sub>2</sub>		
C <sub>p</sub> 1	1	0	1	0		
	m <sub>4</sub>	m <sub>5</sub>	m <sub>7</sub>	m <sub>6</sub>		

$$S = C'_{p}Y'X + C'_{p}YX' + C_{p}Y'X' + C_{p}YX'$$

$$= C'_{p}(Y'X + YX') + C_{p}(Y'X' + YX)$$

$$= C'_{p}(X \oplus Y) + C_{p}(Y'X' + YX)$$

$$= C'_{p}(X \oplus Y) + C_{p}(X \oplus Y)'$$

$$= C'_{p}(X \oplus Y) + C_{p}(X \oplus Y)'$$


$$= C'_{p}(X \oplus Y) + C_{p}(X \oplus Y)'$$

$$= C'_{p}\alpha + C_{p}\alpha'$$

$$= C_{p} \oplus \alpha$$

$$= C_{p} \oplus \alpha$$

$$= C_{p} \oplus \alpha$$




$$S = \sum_{p} m(1,2,4,7)$$

$$= C_{p} (X \oplus Y)$$


	Χ			
	00	01	11	10
0	0 m <sub>o</sub>	1 m <sub>1</sub>	O m³	1 m <sub>2</sub>
C <sub>p</sub> 1	1 m <sub>4</sub>	O m <sub>5</sub>	1 m <sub>7</sub>	0 m <sub>6</sub>


• is associative, we can drop ( ). But let's keep them!


$$C = \sum m(3,5,6,7)$$





$$= YX + C_pX + C_pY$$















## Design a logic circuit that adds two binary numbers!

00










74LS83 pinout




 $\begin{array}{lll} \text{Vcc} & 5.5 \text{V max, 5V Typical} \\ \text{A}_1-\text{A}_4 & \text{Operand A Inputs} \\ \text{B}_1-\text{B}_4 & \text{Operand B Inputs} \\ \text{C}_0 & \text{Carry Input} \\ \text{Sum Outputs (Note b)} \\ \text{C}_4 & \text{Carry Output (Note b)} \end{array}$ 



eBay > Business & Industrial > Electrical Equipment & Supplies > Other Electrical Equipment & Supplies

## Share

## 74283 - 74F283N 4-Bit Binary Full Adder w/ Fast Carry, DIP-16



C \$6.55

+ C \$4.89 Shipping


Get it by **Tue**, **Nov 10 - Tue**, **Nov 17** from Havre-aux-Maisons, QC, Canada

- · New condition
- · 30 day returns Buyer pays return shipping |

Return policy

Read seller's description

See details



vedge23 (3476)
100.0% Positive feedback
Contact seller

## More on Full-Adder