







Aerial photographer Brad Walls



<u>S</u>	<u>R</u>	<u>Q</u>
<u>0</u>	<u>0</u>	<u>Q<sub>t</sub></u>
<u>0</u>	<u>1</u>	<u>0</u>
<u>1</u>	<u>0</u>	<u>1</u>
<u>1</u>	<u>1</u>	<u>X</u>


<u>D</u>	<u>Q</u>
<u>0</u>	<u>0</u>
<u>1</u>	<u>1</u>

<u>T</u>	<u>Q</u>
<u>0</u>	<u>Q<sub>t</sub></u>
<u>1</u>	<u>Q'<sub>t</sub></u>

<u>J</u>	<u>K</u>	<u>Q</u>
<u>0</u>	<u>0</u>	<u>Q<sub>t</sub></u>
<u>0</u>	<u>1</u>	<u>0</u>
<u>1</u>	<u>0</u>	<u>1</u>
<u>1</u>	<u>1</u>	<u>Q'<sub>t</sub></u>

4-bit Data Bus

2-bit Address Bus




---

# Clock

shortened as *clk*

---

timing device that generates a train of pulses



One period is called pulse!

---

# Clock

shortened as *clk*

---

Why we need clock?



Artistic Swimming Olympic Qualifier - Italy is GOLD 🏆

1,355,999 views • Jun 11, 2021

👍 11K    💬 DISLIKE    ➦ SHARE    ✂ CLIP    ⚙ SAVE    ...



1:17 / 4:45



#AGT #AmericasGotTalent #AGTExtreme

Bonus Performance: Verge Aero Delivers a Gorgeous Drone Show | AGT: Extreme 2022




---

Clock  
shortened as *clk*


---

Synchronize *all* the memory units  
*when* to work



4-bit Data Bus

2-bit Address Bus




---

# Clock

## Positive Level (default)

---







---


# Clock

## Negative Level

---







---

# Clock


Frequency (Hz)






Heinrich Rudolf Hertz

# A Metric for Speed








How many pulse in **1** sec?



How many pulse in **1** sec?



How long is one pulse?

$1/\text{freq. (Hz)}$



## Intel® Xeon® Platinum 8380HL Processor (38.5M Cache, 2.90 GHz)

- 38.5 MB Cache

- 28 Cores

- 56 Threads

- 4.30 GHz Max Turbo Frequency

1,000,000,000 (one billion) Hz (hertz)


1,000,000,000 (one billion) pulse per sec!

$2^{30}$

$2^{10} \text{ M}$   $2^{10} \text{ K}$   $2^{10}$

# Microprocessor clock speed

Microprocessor clock speed measures the number of pulses per second generated by an oscillator that sets the tempo for the processor. It is measured in hertz (pulses per second).



Source: Ray Kurzweil (2005, updated to 2016). The Singularity Is Near: When Humans Transcend Biology.



Speed - DDR4-2666




2.6 GHz

Warranty - Manufact

CAS latency - 19



The number of transfers per clock cycle times the clock frequency, expressed as MegaTransfers per second.



CPU: X Hz 2.6 GHz


Memory: Y Hz 2.6 GHz

Mainboard (BUS): Z Hz  
1.3 GHz

Final Speed?

$\min(x, y, z)$





CPU: X Hz

Memory: Y Hz

Mainboard (BUS): Z Hz


At market:

$$X > Y = Z$$

X = 2.9 GHz

Y = Z = 2.6 GHz





CPU: X Hz

Memory: Y Hz

Mainboard (BUS): Z Hz

Final Speed:

CPU internal: X

CPU external  $\leftrightarrow$  Memory


$Y=Z=2.6\text{GHz}$

Overclock?


---

# Flip-Flop


---



S	R	Q
0	0	$Q_t$
0	1	0
1	0	1
1	1	$\times$




# Voltage



---

Active High (low) is controlling the change to only a specific time period, but is it possible to reduce it to a moment?

---








Peephole

# Voltage




---

# Level vs. Edge


---




# Voltage



# Voltage



# Voltage



---

# Both Edge

From one edge to the next edge, locked!

---

---

Both vs. Single Edge

---

---


# Single Edge

## *Positive vs. Negative*


---

0

0



(b) Positive-edge response



(c) Negative-edge response

**FIGURE 5.8**

Clock response in latch and flip-flop





---

# Flip-Flop

*A single edge enabled latch*

---





↓

S	R	Q
0	0	$Q_t$
0	1	0
1	0	1
1	1	$\times$

↓

D	Q
0	0
1	1

↓

T	Q
0	$Q_t$
1	$Q'_t$


↓

J	K	Q
0	0	$Q_t$
0	1	0
1	0	1
1	1	$Q'_t$

---


# Single Edge *Positive*

---



Voltage


*Positive Edge 0 → 1*



---

# Single Edge *Negative*

---




Voltage

*Negative Edge  $1 \rightarrow 0$*


Clk

R

S





Time



---

# Latch → Flip-Flop

---





---

# Latch $\rightarrow$ Flip-Flop


## How to Design it?


---



















---

Opening the first  $\rightarrow$  Closing the second  
Closing the first  $\rightarrow$  Opening the second

---



One "quick" moment that the first latch is becoming stable and closing the door!  
Instead, the second latch is going to accept change.




One "quick" moment that the first latch is becoming stable and closing the door!  
Instead, the second latch is going to accept change.

Let's force the second latch accept change from the first latch only!

Remember: In D latch, when enabled, whatever in input changes the state:

$$\begin{cases} \underline{X=0} \rightarrow \underline{Q=0} \\ \underline{X=1} \rightarrow \underline{Q=1} \end{cases}$$






Remember: In D latch, when enabled, whatever in input changes the state:

$X=0 \rightarrow Q=0$


$X=1 \rightarrow Q=1$



Remember: In D latch, when enabled, whatever in input changes the state:

$X=0 \rightarrow Q=0$


$X=1 \rightarrow Q=1$



Remember: In D latch, when enabled, whatever in input changes the state:

$X=0 \rightarrow Q=0$


$X=1 \rightarrow Q=1$



Remember: In D latch, when enabled, whatever in input changes the state:

$$X=0 \rightarrow Q=0$$


$$X=1 \rightarrow Q=1$$





Remember: In D latch, when enabled, whatever in input changes the state:


$X=0 \rightarrow Q=0$

$X=1 \rightarrow Q=1$





















---


We have our ideal memory unit: Flip-Flop

---

4-bit Data Bus

2-bit Address Bus





We have our ideal memory unit: Flip-Flop  
Let's build sequential (logic) circuits!

---

---

Analysis  
vs.  
Design

---


---


**Analysis:** Given a sequential circuit, show the behavior  
vs.


**Design:** Given a behavior, build the sequential circuit


---












---

# Analysis by an example

---




---

## Analysis

0) Is it sequential circuit?

---

OR      At least one FF → Yes  
          At least one feedback → Yes  
          Otherwise → No





---


## Analysis

1) What are the FFs?

---

1.1. We pick a name for each FF

1.2. We note the type of FF



---


## Analysis

2) What are the state combinations  
→ (possibilities)?

---

Each FF can have {0,1} states

In total,  $2^{\text{\#FFs}}$



#FFs = 3  $\rightarrow 2^3 = 8$  combinations

---

## Analysis

### 3) Form a 'State' Table

---

- 3.1. For each FF, one column for current state (left)
- 3.2. For each FF, one column for next state (Right)



Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			

---

## Analysis


### 3) Fill the 'State' table

---

For each FF, we determine the next state based on


I) current state

II) the current value of inputs to the FF




Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0			//
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			







Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0			?
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			




Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0			$Q_A(T)=0$ $J_A=Q'_B(T)=1$ $K_A=Q_B(T)=0$
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			




Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0			$Q_A(T)=0$ $J_A=Q'_B(T)=1$ $K_A=Q_B(T)=0$ <hr/> Set Action: 1
0	0	1			
0	1	0			
0	1	1			
1	0	0			




Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0			1
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			




Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0		?	1
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			



Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0		$Q_B(T)=\underline{0}$ $T_B=Q'_C(T)=\underline{1}$	1
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			




Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0		$Q_B(T)=0$ $T_B=Q'_C(T)=1$ ----- $\text{Comp. } (Q_B(T)) = 1$	1
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			




Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0	?	1	1
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			






Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0	$Q_C(T)=0$ $R_C=Q_A(T)=0$ $S_C=Q_B(T)=0$	1	1
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			



Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0	$Q_C(T)=0$ $R_C=Q_A(T)=0$ $S_C=Q_B(T)=0$ ----- Store $Q_C(T) = 0$	1	1
0	0	1			
0	1	0			
0	1	1			
1	0	0			



Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0	0	1	1
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			


---

Analysis


$$Q_A(T) = A, Q'_A(T) = A'$$

---


For simplicity, the **current status** of a FF can be assume to be as a **binary variable**




Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0	0	1	1
0	<u>0</u>	1			$A=1$ $J_A = B' = 1$ $K_A = B = 0$ <hr/> Set Action: 1
0	1	0			
0	1	1			
1	0	0			



Q(T)			Q(T+1)		
C	B	A	C	<u>B</u>	A
0	0	0	0	1	1
0	0	1		B=0 $T_B = C' = 1$ ----- Comp. Action: 1	1
0	1	0			
0	1	1			
1	0	0			
1	0	1			




Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0	0	1	1
0	0	1	C=0 R <sub>C</sub> =A=1 S <sub>C</sub> =B=0 ----- Reset Action: 0	1	1
0	1	0			
0	1	1			
1	0	0			




Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0	0	1	1
0	0	1	0	1	1
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			







Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0	0	1	1
0	0	1	0	1	1
0	1	0	1	0	0
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			




Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0	0	1	1
0	0	1	0	1	1
0	1	0	1	0	0
0	1	1	x	0	0
1	0	0			
1	0	1			
1	1	0			
1	1	1			




Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0	0	1	1
0	0	1	0	1	1
0	1	0	1	0	0
0	1	1	×	0	0
1	0	0	1	0	1
1	0	1			
1	1	0			
1	1	1			



Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0	0	1	1
0	0	1	0	1	1
0	1	0	1	0	0
0	1	1	×	0	0
1	0	0	1	0	1
1	0	1	0	0	1
1	1	0			
1	1	1			



Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0	0	1	1
0	0	1	0	1	1
0	1	0	1	0	0
0	1	1	×	0	0
1	0	0	1	0	1
1	0	1	0	0	1
1	1	0	0	1	0
1	1	1			



Q(T)			Q(T+1)		
C	B	A	C	B	A
0	0	0	0	1	1
0	0	1	0	1	1
0	1	0	1	0	0
0	1	1	x	0	0
1	0	0	1	0	1
1	0	1	0	0	1
1	1	0	0	1	0
1	1	1	x	1	0

---



## Analysis

### 4) State Transition Diagram

---

4.1. for each state combination (each row), a node

4.2. from one state (node) to another state, a directed edge






---

## Analysis

### 5) (Optional) Path on State Transitions


---





All the paths end up  
with indeterminate  
state



The circuit needs to  
be improved!







---

## Analysis (Recap)

0. Is the circuit sequential or combinational? Any FF or feedback → Sequential
  1. What are the flip-flops? RS, D, T, JK, or mixed (e.g., 2 JK, 1 RS, ...)
  2. What are the state combinations?  $2^{\#FF}$
  3. Form "State" table:
    - a) Columns: for each FF, two columns:
      - one for current state,
      - one for next state
    - b) Rows: for each state combination
      - In total:  $2^{\#FF}$
  4. Fill the state table for next state columns based on:
    - a) the current state
    - b) the inputs to the FFs
  5. Form State Transition Diagram
  6. (Optional) Analyze paths and states in state transition diagram
-

---

# Design by an example

---