

Chapter 4 Combinational Logic




FIGURE 4.1


Block diagram of combinational circuit


Combinational Logic

aka. Combinational Circuit

Combination of logic gates on the present inputs → the outputs *at any time!*

A combinational circuit performs an operation that can be specified logically by a set of Boolean functions.







Binary Adder

Design a logic circuit that adds two binary digits (bit).

Y	X	$F_2 = C(Y, X) = YX$	$F_1 = S(Y, X) = Y'X + YX'$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0





$$S = x \oplus y$$
$$C = xy$$



$$S = x \oplus y$$
$$C = xy$$

Half Adder: Just 2 bits: $X+Y$





Design a logic circuit that
adds two binary **numbers**!

$$\begin{array}{r}
 X_2 X_1 \\
 + \quad Y_2 Y_1 \\
 \hline
 \text{C} \quad S_2 S_1
 \end{array}$$

Y ₂	Y ₁	X ₂	X ₁	C(Y ₁ ,Y ₂ ,X ₂ ,X ₁)	S ₂ (Y ₁ ,Y ₂ ,X ₂ ,X ₁)	S ₁ (Y ₁ ,Y ₂ ,X ₂ ,X ₁)
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	1	0
0	0	1	1	0	1	1
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	0	1	1
0	1	1	1	1	0	0
1	0	0	0	0	1	0
1	0	0	1	0	1	1
1	0	1	0	1	0	0
1	0	1	1	1	0	1
1	1	0	0	0	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	1
1	1	1	1	1	1	0



Y_2	Y_1	X_2	X_1	$C(Y_1, Y_2, X_2, X_1)$	$S_2(Y_1, Y_2, X_2, X_1)$	$S_1(Y_1, Y_2, X_2, X_1)$
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	0	0
0	0	1	1	0	0	1
0	1	0	0	0	0	1
0	1	0	1	0	0	0
0	1	1	0	0	0	1
0	1	1	1	0	0	0
1	0	0	0	0	1	1
1	0	0	1	0	1	0
1	0	1	0	1	1	0
1	0	1	1	1	1	1
1	1	0	0	0	0	1
1	1	0	1	1	1	0
1	1	1	0	1	1	1
1	1	1	1	1	1	0



Wait a sec!

Can we re-use the half adder?

Half adder for adding 2 bits.
How about having 2 half adders for adding 2 × 2 bits?

$$\begin{array}{r}
 X_2 X_1 \\
 + \quad Y_2 Y_1 \\
 \hline
 \text{C} \quad S_2 S_1
 \end{array}$$






C=1


0 1

+ 0 1

C=0 1 0



$$\begin{array}{r} C_p \\ X \\ + Y \\ \hline C \\ S \end{array}$$



Design a logic circuit that adds two binary digits (bit) and a carry bit.

C_p	Y	X	$C = \sum m(3,5,6,7)$	$S = \sum m(1,2,4,7)$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$S = \sum m(1, 2, 4, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6

$$C = \sum m(3, 5, 6, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	0 m_1	1 m_3	0 m_2
	1	0 m_4	1 m_5	1 m_7	1 m_6

$$S = \sum m(1, 2, 4, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6

$$S = C'_p Y'X + C'_p YX' + C_p Y'X' + C_p YX$$

$$S = \sum m(1, 2, 4, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6

$$\begin{aligned}
 S &= C'_p Y'X + C'_p YX' + C_p Y'X' + C_p YX \\
 &= C'_p (Y'X + YX') + C_p (Y'X' + YX)
 \end{aligned}$$

$$S = \sum m(1, 2, 4, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6

$$\begin{aligned}
 S &= C'_p Y'X + C'_p YX' + C_p Y'X' + C_p YX \\
 &= C'_p (Y'X + YX') + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (Y'X' + YX)
 \end{aligned}$$

$$S = \sum m(1, 2, 4, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6

$$\begin{aligned}
 S &= C'_p Y'X + C'_p YX' + C_p Y'X' + C_p YX \\
 &= C'_p (Y'X + YX') + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (X \odot Y)
 \end{aligned}$$

$$S = \sum m(1, 2, 4, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6

$$\begin{aligned}
 S &= C_p' Y' X + C_p' Y X' + C_p Y' X' + C_p Y X \\
 &= C_p' (Y' X + Y X') + C_p (Y' X' + Y X) \\
 &= C_p' (X \oplus Y) + C_p (Y' X' + Y X) \\
 &= C_p' (X \oplus Y) + C_p (X \odot Y) \\
 &= C_p' (X \oplus Y) + C_p (X \oplus Y)'
 \end{aligned}$$

$$\begin{aligned}
 (X \oplus Y)' &= (Y' X + Y X')' \\
 &= (Y' X)' (Y X')' \\
 &= (Y + X') (Y' + X) \\
 &= Y Y' + Y X + X' Y' + X' X \\
 &= 0 + Y X + X' Y' + 0 \\
 &= Y X + X' Y' \\
 &= Y \odot X
 \end{aligned}$$

$$S = \sum m(1, 2, 4, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6

$$\begin{aligned}
 S &= C'_p Y'X + C'_p YX' + C_p Y'X' + C_p YX \\
 &= C'_p (Y'X + YX') + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (X \odot Y) \\
 &= C'_p (X \oplus Y) + C_p (X \oplus Y)' \\
 &= C'_p \alpha + C_p \alpha'
 \end{aligned}$$

$$S = \sum m(1, 2, 4, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6

$$\begin{aligned}
 S &= C'_p Y'X + C'_p YX' + C_p Y'X' + C_p YX \\
 &= C'_p (Y'X + YX') + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (X \odot Y) \\
 &= C'_p (X \oplus Y) + C_p (X \oplus Y)' \\
 &= C'_p \alpha + C_p \alpha' \\
 &= C_p \oplus \alpha
 \end{aligned}$$

$$S = \sum m(1, 2, 4, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6

$$\begin{aligned}
 S &= C'_p Y'X + C'_p YX' + C_p Y'X' + C_p YX \\
 &= C'_p (Y'X + YX') + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (X \odot Y) \\
 &= C'_p (X \oplus Y) + C_p (X \oplus Y)' \\
 &= C'_p \alpha + C_p \alpha' \\
 &= C_p \oplus \alpha \\
 &= C_p \oplus (X \oplus Y)
 \end{aligned}$$

$$S = \sum m(1, 2, 4, 7)$$

$$S = C_p \oplus (X \oplus Y)$$


		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6


\oplus is associative, we can drop (). But let's keep them!


$$C = \sum m(3, 5, 6, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	0 m_1	1 m_3	0 m_2
	1	0 m_4	1 m_5	1 m_7	1 m_6

$$C = YX + C_p X + C_p Y$$








$$\begin{array}{r}
 X_2 X_1 \\
 + Y_2 Y_1 \\
 \hline
 C S_2 S_1
 \end{array}$$




$$\begin{array}{r}
 C \quad 0 \\
 X_2 X_1 \\
 + Y_2 Y_1 \\
 \hline
 C S_2 S_1
 \end{array}$$





Design a logic circuit that
adds two binary numbers!

$$\begin{array}{r}
 C_3 C_2 C_1 C_0 \\
 X_4 X_3 X_2 X_1 \\
 + \quad Y_4 Y_3 Y_2 Y_1 \\
 \hline
 C_4 \quad S_4 S_3 S_2 S_1
 \end{array}$$


$C_0 = 0$







74LS83 pinout



V_{CC}

A₁–A₄

B₁–B₄

C₀

$\Sigma 1$ – $\Sigma 4$

C₄

5.5V max, 5V Typical

Operand A Inputs

Operand B Inputs

Carry Input


Sum Outputs (Note b)

Carry Output (Note b)

eBay > Business & Industrial > Electrical Equipment & Supplies > Other Electrical Equipment & Supplies

Share

74283 - 74F283N 4-Bit Binary Full Adder w/ Fast Carry, DIP-16



C \$6.55
+ C \$4.89 Shipping

Get it by **Tue, Nov 10 - Tue, Nov 17** from Havre-aux-Maisons, QC, Canada

- **New** condition
 - 30 day returns - Buyer pays return shipping |
- [Return policy](#)
[Read seller's description](#)
[See details](#)

 MONEY BACK GUARANTEE

Qty: 1

Buy It Now

Add to cart

Watch

Sold by
[vedge23](#) (3476)
100.0% Positive feedback
[Contact seller](#)

Binary Adder

Does it matter we have **signed** or **unsigned** binary numbers?
Justify your answer.

Arithmetic
&
Logical Op

```
graph LR; A((Arithmetic & Logical Op)) --> B[Binary Adder, Binary Subtractor, Binary Multiplier]; A --> C[Binary Comparator (Magnitude Comparator)];
```

The diagram consists of an orange circle on the left containing the text 'Arithmetic & Logical Op'. A black arrow points from the right side of this circle to a light blue rectangular box on the right. This box is divided into two horizontal sections. The top section contains the text 'Binary Adder, **Binary Subtractor**, Binary Multiplier', and the bottom section contains the text 'Binary Comparator (Magnitude Comparator)'.

Binary Adder, **Binary Subtractor**, Binary Multiplier

Binary Comparator (Magnitude Comparator)

Binary Subtractor

Signed-2's-Complement

$$X - Y$$

Subtraction in Signed-2's-Complement

$$X_n X_{n-1} \dots X_2 X_1 - Y_n Y_{n-1} \dots Y_2 Y_1$$

Subtraction in Signed-2's-Complement

$$X + 2's\text{-comp}(Y)$$

Subtraction in Signed-2's-Complement

$$X + 1's\text{-comp}(Y) + 1$$


Subtraction in Signed-2's-Complement

bitwise



$$X + Y' + 1$$


Subtraction in Signed-2's-Complement


bitwise



$$X + Y' + (C_0 = 1)$$

Subtraction in Signed-2's-Complement










$$A ? 0 = A$$

$$A ? 1 = A'$$


$$A \oplus 0 = A$$

$$A \oplus 1 = A'$$



$M=0 \rightarrow$ Adder

$M=1 \rightarrow$ Subtractor



Overflow

Signed-2's-Complement

Design a logic circuit that
detects overflow?

Signed-2's-Complement

Truth Table

Y4	Y3	Y2	Y1	X4	X3	X2	X1	C	OVF
4-Bit Adder									?

Y3	Y2	Y1	X3	X2	X1	C	OVF
3-Bit Adder							?

Y2	Y1	X2	X1	C	OVF
2-Bit Adder					?

Design a logic circuit that
detects overflow?

Signed-2's-Complement

Using Prior Knowledge

Design a logic circuit that
detects overflow?

Signed-2's-Complement

(I)

Subtraction \rightarrow Addition with 2's Comp.

Design a logic circuit that
detects overflow?

Signed-2's-Complement

(II)

Sum of Positive Numbers \rightarrow Negative: $OVF=1$

Sum of Negative Numbers \rightarrow Positive: $OVF=1$

Design a logic circuit that
detects overflow?

Signed-2's-Complement

(III)

Binary System → The most significant bit → Sign

Base-r in Radix Complement

 r^{n-1} r^{n-2} r^{n-3}

...

 r^2 r^1 r^0 $0 \leq$

Positive
Numbers

 $\leq (r^n - 1) \div 2$

Base-2: 0,111,...,111

Base-4: 1,333,...,333

Base-8: 3,777,...,777


Base-10: 4,999,...,999

Base-16: 7,FFF,...,FFF

Nothing to do!

Number
System

Base-r in Radix Complement

r^{n-1}	r^{n-2}	r^{n-3}	...	r^2	r^1	r^0
$(r^n - 1) \div 2 + 1 \leq$			Negative Numbers		$\leq (r^n - 1)$	
Base-2: 1,000,...,000 Base-4: 2,000,...,000 Base-8: 4,000,...,000 Base-10: 5,000,...,000 Base-16: 8,000,...,000						

We see positive number, but we interpret negative!

$$= - (r\text{'s comp. } (\#)) = - ((r-1)\text{'s comp. } (\#) + 1)$$

$$\begin{array}{r}
 \text{C}_3\text{C}_2\text{C}_1\text{C}_0 \\
 \text{X}_4\text{X}_3\text{X}_2\text{X}_1 \\
 \text{Y}_4\text{Y}_3\text{Y}_2\text{Y}_1 \\
 \hline
 \text{S}_4\text{S}_3\text{S}_2\text{S}_1
 \end{array}$$

+

C4

Either was addition originally
 Or was subtraction and became addition with 2's-comp

C4



OVF!

$$\begin{array}{r}
 \begin{array}{l} C_3=1 \\ X_4=0 \end{array} \begin{array}{l} C_2 \\ X_3 \end{array} \begin{array}{l} C_1 \\ X_2 \end{array} \begin{array}{l} C_0 \\ X_1 \end{array} \\
 + \quad \begin{array}{l} Y_4=0 \\ Y_3 \\ Y_2 \\ Y_1 \end{array} \\
 \hline
 \begin{array}{l} C_4=0 \\ S_4=1 \end{array} \begin{array}{l} S_3 \\ S_2 \\ S_1 \end{array}
 \end{array}$$

OVF!
 $C'_4 C_3$

$$\begin{array}{r}
 C_3C_2C_1C_0 \\
 X_4 = 1 \quad X_3X_2X_1 \\
 + \quad Y_4 = 0 \quad Y_3Y_2Y_1 \\
 \hline
 C4 \quad S_4 = ? \quad S_3S_2S_1
 \end{array}$$

S_4 is guaranteed to be correct in signed-2's-comp.
Don't believe it, try!


$$\begin{array}{r}
 \\
 \\
 + \\
 \hline
 C_4
 \end{array}$$

S_4 is guaranteed to be correct in signed-2's-comp.
 Don't believe it, try!

$$\begin{array}{r}
 C_3 C_2 C_1 C_0 \\
 X_4 = 1 X_3 X_2 X_1 \\
 + Y_4 = 1 Y_3 Y_2 Y_1 \\
 \hline
 C_4 S_4 = 0 S_3 S_2 S_1
 \end{array}$$

OVF!


$$\begin{array}{r}
 \begin{array}{c} C_3=0 \\ X_4=1 \end{array} \begin{array}{c} C_2C_1C_0 \\ X_3X_2X_1 \end{array} \\
 + \begin{array}{c} Y_4=1 \\ Y_3Y_2Y_1 \end{array} \\
 \hline
 \begin{array}{c} C_4=1 \\ S_4=0 \end{array} \begin{array}{c} S_3S_2S_1 \end{array}
 \end{array}$$



Design a logic circuit that
detects overflow?


Signed-2's-Complement

$$\text{OVF} = C'_4C_3 + C_4C'_3 = C_4 \oplus C_3$$



$M=0 \rightarrow$ Adder

$M=1 \rightarrow$ Subtractor



$M=0 \rightarrow$ Adder

$M=1 \rightarrow$ Subtractor

Binary Adder | Subtractor | Overflow Unsigned?
