


#### **Chapter 4 Combinational Logic**




**FIGURE 4.1**Block diagram of combinational circuit

# Combinational Logic

aka. Combinational Circuit

Combination of logic gates on the present inputs  $\rightarrow$  the outputs *at any time*!

A combinational circuit performs an operation that can be specified logically by a set of Boolean functions.



# Calculator Collector

Spring 1993

Issue No. 1



The Beginning

If you're past your mid-30s, you probably remember your first simple hand-held calculator costing over \$50 (in early his staff or 1970's dollars). Depending how much older you are, your even better first could have been upwards to \$400. And we're just talk-ling the basic four functions here — addition, subtraction, multiplication, and division. Percentage and memory features. Up to no were extra (if they were even available as that point in time) called "nor

Company Profile:

#### - Roundar

Who can forget the "Bowmar Brain" series of calculators from the early '70s?


Bowmar was the first American company that made and sold their own line of portable electronic machines.


The story starts around 1970 when Bowmar, then a manufacturer of Light Emitting Diodes (LEDs), tried to sell their numeric display product to Japanese manufacturers for use in their electronic products

Bowmar wasn't too successful. The Japanese were using a flourescent style display that was cheaper and had a few design features the manufacturers liked better.

So, president Ed White, a consummate entrepreneur, and his staff came up with an even better idea — make the whole electronic calculator themselves.

Up to now, most of the socalled "portable" calculators





## Design a Computer System

#### John von Neumann

(<u>/vpn 'nɔɪmən/</u>) 1903 –1957


Mathematician, Physicist, Computer Scientist, Engineer


#### Polymath

He integrated pure and applied sciences. He made major contributions to many fields, including:

- Mathematics
- Physics
- Economics (game theory)
- Computing
- Statistics










## Memory to Store

Data (Input, Output)
int a=1; int b=2; int c;








### von Neumann Architecture

#### Principles

- Data and instructions are both stored in the main memory
- The content of the memory is addressable by location (regardless of what is stored in that location)
- Instructions are executed sequentially unless the order is explicitly modified

## Computer System

# Input/Output Devices scanf("%d", &a); scanf("%d", &b); printf("%d", c);




## Computer

#### Memory to Store

```
Data (Input, Output)
int a=1; int b=2; int c;
```


Instructions (Code)

$$c = a + b;$$





Processor







Permanent
Storage
fprintf()
fscanf()
fread()
fwrite()
fseek()













# Binary Decoder





Binary Code Decoder

Display Decoder


7-5e9


# Decoder Encode Binary to 1-hot

1-hot: a vector of bits with a single 1 and all the others 0
[001000000]


-> [000000100]

<del>[0010010000]</del>















































 $\begin{array}{c} D_0 = 0 \\ D_1 = 1 \end{array}$ 








X	$D_0 = m_0 = x'$	$D_1 = m_1 = x$
0	1	0
1	0	1














hani Duwind Sor. Ca



Sop



Y	X	$D_0 = m_0$	$D_1 = m_1$	$D_2 = m_2$	$D_3 = m_3$
0	0	1	0	0_	0
0	1	0		0	0
1	0	0	0	1	0
1	1	0	0	0	1



$$D_0$$

$$D_1 = m_1 = \chi$$

$$D_2 = \gamma \gamma = \gamma \gamma'$$

$$D_3 = \sqrt{3} = \sqrt{3}$$

#### 3 3 X 2

#### Chapter 4 Combinational Logic

Table 4.6
Truth Table of a Three-to-Eight-Line Decoder

 $\sum_{1} = m_{i}$ 

	Inputs		-M <sup>D</sup>	- N 73		Out	puts			
X	У	Z	$D_0$	$D_1$	$\bigcap_{\mathbf{D_2}} \mathcal{N}_{1}$	$D_3$	$D_4$	$D_5$	$D_6$	(D <sub>7</sub> )
0	0	0		0	<u>0</u>	0	0 .	0	0	0
0	0	_1_	~ JZ <u>0</u>	1	0	0	0	0	0	0
0	1	0	$\lambda' \wedge \lambda' \qquad 0$	0	1	_0	0	0	0	0
0	1	1	J 2 0	0	0	1	_ 0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1





FIGURE 4.18 Three-to-eight-line decoder


### Decoder Encode 4-Bit Binary to 2<sup>4</sup> One-hot


### Decoder Encode n-Bit Binary to 2<sup>n</sup> One-hot





# Decoder Encode 2-Bit Binary to 2<sup>2</sup> One-hot

Re-Use 1×2<sup>1</sup> Decoder













### Decoder Enable input














	X	$D_0 = m_0$	$D_1=m_1$
	0	1	0
1	1	0	1



































# Decoder Decode 3-Bit Binary to 2<sup>3</sup> One-hot

Re-Use 2×2<sup>2</sup> Decoder








# Decoder Decode 4-Bit Binary to 2<sup>4</sup> One-hot

Re-Use 1×2<sup>1</sup> Decoder Re-Use 2×2<sup>2</sup> Decoder Re-Use 3×2<sup>3</sup> Decoder Products Manufacturers Resources Tools

Product Index > Integrated Circuits (ICs) > Logic - Signal Switches, Multiplexers, Decoders > Texas Instruments SN74LS138N

Datasheet 4

Share <<



LINK

**Logic Solutions** 

**Analog Solutions** 

Material Set 30/Mar/2017 SN74LS138N by SnapEDA

SN74LS138N by Ultra Librarian

SN54LS138, SN54S138, SN74LS138, SN74S138A

Media & Downloads

RESOURCE TYPE

Featured Product

PCN Design/Specification

EDA / CAD Models ②

Datasheets

## **SN74LS138N**

Digi-Key Part Number 296-1639-5-ND

Manufacturer Texas Instruments

Manufacturer Product Number SN74LS138N

Supplier **Texas Instruments** 

Description IC 3-8 LINE

DECODER/DEMUX 16-DIP

Manufacturer Standard Lead Time 6 Weeks

Decoder/Demultiplexer 1 x 3:8 16-PDIP

Customer Reference

## **Price and Procurement**

4,043 In Stock Can ship immediately

QUANTITY

### Add to Cart

Add to BOM


Add to Favorites


## Tube


QTY	UNIT PRICE	EXT PRICE
1	\$1.27000	\$1.27
10	\$1.12000	\$11.20
25	\$1.05280	\$26.32
100	\$0.85920	\$85.92

## Decoder Boolean Function

$$F_{SoP} = \sum m(...)$$
$$F_{PoS} = \prod M(...)$$







$$F_{PoS} = \prod_{m} M(0,1,3,5,6) - \prod_{m} m_{m} m_{m} m_{m}$$

$$S = X \oplus Y_0 \oplus C_P$$

$$C = X_0 Y_0 + C_P X_0 + C_P Y_0$$

## Decoder Full Adder

$$S = \sum m(1,2,4,7)$$

$$C = \sum m(3,5,6,7)$$

$C_{p}$	Y	X	$C = \sum m(3,5,6,7)$	$S = \sum m(1,2,4,7)$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1		1




FIGURE 4.21 Implementation of a full adder with a decoder




Decoder, Encoder


Multiplexer (MUX, MPX), De-Multiplexer (Demux)

## Multiplexer Shortened to MUX or MPX





























































# Multiplexer $2^1 \times 1$














$$F = S'J_0 + SI_1$$







FIGURE 4.24 Two-to-one-line multiplexer


 $F=S'I_0+SI_1$   $I_0$   $I_1$ 


# Multiplexer $2^2 \times 1$















S <sub>1</sub>	S <sub>0</sub>	$F=S'_1S'_0I_0+S'_1S_0I_1+S_1S'_0I_2+S_1S_0I_3$	
0	0		
0	1		
1	0	$I_2$	
1	1	<b>I</b> <sub>3</sub>	




	$S_1 = S_0$	Y
( ( 1 1	) 1	$I_0 \\ I_1 \\ I_2 \\ I_3$


(b) Function table

FIGURE 4.25 Four-to-one-line multiplexer

### Multiplexer 20x1







Section 4.11 Multiplexers 159

 $\approx$  Decoder + OR

S	$S_1 - S_0$	) Y
0 0 1 1	1	$I_1$

(b) Function table

FIGURE 4.25 Four-to-one-line multiplexer





FIGURE 4.25 Four-to-one-line multiplexer



#### Sum of Products 2 Levels **ANDs-OR**

159

$S_1$	$S_0$	Y
0 0 1 1	0 1 0 1	$I_0 \\ I_1 \\ I_2 \\ I_3$


(b) Function table


FIGURE 4.25 Four-to-one-line multiplexer

### Multiplexer Boolean Function

$$F_{SoP} = \sum m(...)$$

$$F_{PoS} = \prod M(...)$$






### MUX Full Adder


$$S = \sum m(1,2,4,7)$$

$$C = \sum m(3,5,6,7)$$

$C_{p}$	Y	X	$C = \sum m(3,5,6,7)$	$S = \sum m(1,2,4,7)$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




 $S = \sum m(1,2,4,7)$ 




$$C = \sum m(3,5,6,7)$$

### Multiplexer Boolean Function II


Book: Page 161




 $S = \sum m(1,2,4,7)$ 




$$S = \sum m(1,2,4,7)$$




 $S = \sum m(1,2,4,7)$ 




$$S = \sum m(1,2,4,7)$$




 $S = \sum m(1,2,4,7)$ 




 $C = \sum m(3,5,6,7)$ 




$$C = \sum m(3,5,6,7)$$




 $C = \sum m(3,5,6,7)$ 




$$C = \sum m(3,5,6,7)$$




$$C = \sum m(3,5,6,7)$$



$$C = \sum m(3,5,6,7)$$



$$C = \sum m(3,5,6,7)$$



## Multiplexer Three-State Gates + Decoders

Book: Page 162-164





#### Decoder, Encoder

Multiplexer (MUX, MPX), De-Multiplexer (Demux)

#### Encoder

# Encoder 1-hot to Binary







$D_1$	$D_0$	F <sub>1</sub>
0	0	X
0	1	0
1	0	1
1	1	X

X: Don't Care Conditions

$D_1$	$D_0$	F <sub>1</sub>
0	0	X
0	1	0
1	0	1
1	1	X




$D_1$	$D_0$	F <sub>1</sub>
0	0	X
0	1	0
1	0	1
1	1	X




$$F_1 = D'_0$$


$D_1$	$D_0$	F <sub>1</sub>
0	0	X
0	1	0
1	0	1
1	1	X



$$F_1 = D_1$$


$D_1$	$D_0$	F <sub>1</sub>	V
0	0	X	0
0	1	0	1
1	0	1	1
1	1	X	0







		$D_0$				
		0	1			
	0	$\bigcap_{\mathbb{M}_0}$	<b>1</b> m <sub>1</sub>			
$D_1$	1	<b>1</b> m <sub>2</sub>	$O_{m_3}$			

$$V = D_0 D'_1 + D'_0 D_1$$
$$= D_0 \bigoplus D_1$$






$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$	F <sub>2</sub> =Y	F <sub>1</sub> =X	F <sub>3</sub> =V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	1	×	X	0
0	1	0	0	1	0	1
0	1	0	1	×	X	0
0	1	1	0	×	X	0
0	1	1	1	×	X	0
1	0	0	0	1	1	1
1	0	0	1	×	X	0
1	0	1	0	×	X	0
1	0	1	1	×	X	0
1	1	0	0	×	X	0
1	1	0	1	X	X	0
1	1	1	0	X	X	0
1	1	1	1	X	X	0




$$F_1 = X = D_1 + D_3$$



$$F_2 = Y = D_2 + D_3$$

			$D_1$	$D_0$	
· ·		00	01	11	10
2	00	<b>O</b> m <sub>o</sub>	<b>1</b> m <sub>1</sub>	<b>0</b> m <sub>3</sub>	<b>1</b> m <sub>2</sub>
	01	<b>1</b> m <sub>4</sub>	<b>O</b> m <sub>5</sub>	<b>0</b> m <sub>7</sub>	<b>0</b> m <sub>6</sub>
$D_3D_2$	11	<b>O</b> m <sub>12</sub>	<b>O</b> m <sub>13</sub>	<b>O</b> m <sub>15</sub>	<b>O</b> m <sub>14</sub>
	10	<b>1</b> m <sub>8</sub>	<b>O</b> m <sub>9</sub>	<b>O</b> m <sub>11</sub>	<b>O</b> m <sub>10</sub>

$$\begin{aligned} F_3 &= V = D'_3 D'_2 D'_1 D_0 + D'_3 D_2 D'_1 D'_0 + D'_3 D'_2 D_1 D'_0 + D_3 D'_2 D'_1 D'_0 \\ &= D'_3 D'_1 (D'_2 D_0 + D_2 D'_0) + D'_2 D'_0 (D'_3 D_1 + D_3 D'_1) \\ &= D'_3 D'_1 (D_2 \bigoplus D_0) + D'_2 D'_0 (D_3 \bigoplus D_1) \end{aligned}$$




# Priority Encoder

at home!

### Positional Encoders

#### **Priority Encoder Navigation**




Compass Direction	Binary Output			
Compass Direction	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	
North	0	0	0	
North-East	0	0	1	
East	0	1	0	
South-East	0	1	1	
South	1	0	0	
South-West	1	0	1	
West	1	1	0	
North-West	1	1	1	

## **Keyboard Encoders**











Decoder, Encoder


Multiplexer (MUX, MPX), **De-Multiplexer (Demux)** 

## De-multiplexer







S <sub>1</sub>	$S_0$	F	$O_0$	O <sub>1</sub>	O <sub>2</sub>	O <sub>3</sub>
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	1
1	1	1	0	0	0	0




S <sub>1</sub>	S <sub>0</sub>	F	$O_0$	O <sub>1</sub>	O <sub>2</sub>	O <sub>3</sub>
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	1
1	1	1	0	0	0	0




S <sub>1</sub>	S <sub>0</sub>	F	$O_0$	O <sub>1</sub>	O <sub>2</sub>	O <sub>3</sub>
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	1
1	1	1	0	0	0	0



S <sub>1</sub>	S <sub>0</sub>	F	$O_0$	O <sub>1</sub>	O <sub>2</sub>	O <sub>3</sub>
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	0
1	1	1	0	0	0	1



S <sub>1</sub>	$S_0$	$O_0$	O <sub>1</sub>	O <sub>2</sub>	O <sub>3</sub>
0	0	F	0	0	0
0	1	0	F	0	0
1	0	0	0	F	0
1	1	0	0	0	F



S <sub>1</sub>	S <sub>0</sub>	$O_0 = S'_1 S'_0 F$	$O_1 = S'_1 S_0 F$	$O_2 = S_1 S_0' F$	$O_3 = S_1 S_0 F$
0	0	F	0	0	0
0	1	0	F	0	0
1	0	0	0	F	0
1	1	0	0	0	F





FIGURE 4.25 Four-to-one-line multiplexer



1-to-4 De-mux

#### De-multiplexer = Decoder w/ Enable input How come?!