

Chapter 4 Combinational Logic




FIGURE 4.1

Block diagram of combinational circuit


$K-map = map$
kan
int

Combinational Logic

aka. Combinational Circuit

Combination of logic gates on the present inputs → the outputs at any time!

A combinational circuit performs an operation that can be specified logically by a set of Boolean functions.



THE INTERNATIONAL Calculator Collector

Spring 1993

Issue No. 1



like Cat Tech circa 1967

Photo Courtesy Texas Instruments

The Beginning

If you're past your mid-30s, you probably remember your first simple hand-held calculator costing over \$50 (in early 1970's dollars). Depending how much older you are, your first could have been upwards to \$400. And we're just talking the basic four functions here — addition, subtraction, multiplication, and division. Percentage and memory features were extra (if they were even available at that point in time).

Company Profile:



Who can forget the "Bowmar Brain" series of calculators from the early '70s?


Bowmar was the first American company that made and sold their own line of portable electronic machines.

The story starts around 1970 when Bowmar, then a manufacturer of Light Emitting Diodes (LEDs), tried to sell their numeric display product to Japanese manufacturers for use in their electronic products.



Bowmar wasn't too successful. The Japanese were using a fluorescent style display that was cheaper and had a few design features the manufacturers liked better.



So, president Ed White, a consummate entrepreneur, and his staff came up with an even better idea — make the whole electronic calculator themselves.

Up to now, most of the so-called "portable" calculators




Binary Number





HA + Cp \Rightarrow Full-




$n\text{-bit} \Rightarrow \left. \begin{matrix} 1 \text{ HA} \\ (n-1) \text{ FA} \end{matrix} \right\} \Rightarrow n\text{-FA}$


A hand-drawn diagram illustrating a 4-bit adder circuit. The diagram shows the addition of two 4-bit numbers, $X_4X_3X_2X_1$ and $Y_4Y_3Y_2Y_1$, to produce a 5-bit sum $S_4S_3S_2S_1$ and a carry-out C_4 . The carry-in is 0. Red arrows indicate the carry propagation from the least significant bit to the most significant bit.

$$\begin{array}{r} \text{C}_3\text{C}_2\text{C}_1\text{C}_0 \\ X_4X_3X_2X_1 \\ + Y_4Y_3Y_2Y_1 \\ \hline S_4S_3S_2S_1 \\ \text{C}_4 \end{array}$$

The carry-in 0 is underlined in red. The carry-out C_4 is highlighted in a green box. The carry signals C_3, C_2, C_1, C_0 are highlighted in a green box. The sum signals S_4, S_3, S_2, S_1 are underlined in red. The input signals X_4, X_3, X_2, X_1 and Y_4, Y_3, Y_2, Y_1 are underlined in red.



74LS83 pinout



V_{CC}

A₁–A₄

B₁–B₄

C₀

Σ₁–Σ₄

C₄

5.5V max, 5V Typical

Operand A Inputs

Operand B Inputs

Carry Input


Sum Outputs (Note b)

Carry Output (Note b)

eBay > Business & Industrial > Electrical Equipment & Supplies > Other Electrical Equipment & Supplies

[Share](#)

74283 - 74F283N 4-Bit Binary Full Adder w/ Fast Carry, DIP-16




C \$6.55
+ C \$4.89 Shipping

Get it by **Tue, Nov 10 - Tue, Nov 17** from Havre-aux-Maisons, QC, Canada

- **New** condition
- 30 day returns - Buyer pays return shipping |

[Return policy](#)
[Read seller's description](#)
[See details](#)

 MONEY BACK GUARANTEE

Qty: 1

[Buy It Now](#)



[Add to cart](#)

[Watch](#)

Sold by
[vedge23](#) (3476)
100.0% Positive feedback
[Contact seller](#)

More on Full-Adder

Full Adder = ? Half Adder + ...




$$X \oplus Y + C_pX + C_pY$$

$$C \quad S = C_p \oplus X \oplus Y$$


Lecture Assignment

Full Adder =? Half Adder + ...




Lecture Assignment

Carry Propagation



If gate delay is Δt , how long does it take to see the $S = S_2 S_1$?



Lecture Assignment

Full Adder

Does it matter we have signed or unsigned binary numbers?
Justify your answer.

Arithmetic
&
Logical Op

```
graph LR; A((Arithmetic & Logical Op)) --> B[Binary Adder, Binary Subtractor, Binary Multiplier]; A --> C[Binary Comparator (Magnitude Comparator)];
```

The diagram consists of an orange circle on the left containing the text 'Arithmetic & Logical Op'. A black arrow points from the right side of this circle to a light blue rectangular box on the right. This box is divided into two horizontal sections. The top section contains the text 'Binary Adder, **Binary Subtractor**, Binary Multiplier', and the bottom section contains the text 'Binary Comparator (Magnitude Comparator)'.

Binary Adder, **Binary Subtractor**, Binary Multiplier

Binary Comparator (Magnitude Comparator)

$$\begin{array}{r}
 0x_1 \\
 - 0x_1 \\
 \hline
 B=0D_1
 \end{array}
 \quad
 \begin{array}{r}
 1 \\
 - 0 \\
 \hline
 B=D_1
 \end{array}
 \quad
 \begin{array}{r}
 0 \\
 - 1 \\
 \hline
 \boxed{B}D_1
 \end{array}
 \quad
 \begin{array}{r}
 1 \\
 - 1 \\
 \hline
 B=0D_1
 \end{array}$$

Binary Subtractor

Half-Subtractor \rightarrow Full-Subtractor \rightarrow n-bit Full-Subtractor

Lecture Assignments

Binary Subtractor

Signed-2's-Complement

$$X - Y$$

Subtraction in Signed-2's-Complement

$$X + 2's\text{-comp}(Y)$$


Subtraction in Signed-2's-Complement

$$X + 1's\text{-comp}(Y) + 1$$

Subtraction in Signed-2's-Complement

$$X_n X_{n-1} \dots X_2 X_1 - Y_n Y_{n-1} \dots Y_2 Y_1$$

Subtraction in Signed-2's-Complement




bitwise

A hand-drawn diagram of the subtraction formula $X + Y' + 1$. The plus sign between X and Y' is underlined. The Y' is circled in red. A red arrow points from the word "bitwise" to the Y' circle. The plus sign between Y' and 1 is underlined. The 1 is circled in red. A red arrow points from the left towards the X.


$$X + Y' + 1$$


Subtraction in Signed-2's-Complement


bitwise



$$X + Y' + (C_0=1)$$

Subtraction in Signed-2's-Complement










$$A ? 0 = A$$


$$A ? 1 = A'$$

$$A \oplus 0 = A$$

$$A \oplus 1 = A'$$



$A = \underline{0} \rightarrow \underline{\text{Adder}}$
 $A = \underline{1} \rightarrow \underline{\text{Subtractor}}$




Overflow

Signed-2's-Complement



Design a logic circuit that detects
overflow?

Signed-2's-Complement

Truth Table



$$2^9 = f(a, b, c, \dots) =$$



overflow

Signed-2's-Complement

Using Prior Knowledge

overflow

Signed-2's-Complement

(I)

Subtraction \rightarrow Addition with 2's Comp.

overflow

Signed-2's-Complement

(II)

Sum of Positive Numbers \rightarrow Negative: OVF=1

Sum of Negative Numbers \rightarrow Positive: OVF=1

overflow

Signed-2's-Complement

(III)

Binary System → The most significant bit → Sign

Base-r in Radix Complement

r^{n-1}	r^{n-2}	r^{n-3}	...	r^2	r^1	r^0
-----------	-----------	-----------	-----	-------	-------	-------

$0 \leq \text{Positive Numbers} \leq (r^n - 1) \div 2$

Base-2: 0, 1, ..., 111

Base-4: 1, 3, ..., 333

Base-8: 3, 7, ..., 777


Base-10: 4, 9, ..., 999

Base-16: 7, F, ..., FFF

Nothing to do!

Number
System

Base-r in Radix Complement

r^{n-1}	r^{n-2}	r^{n-3}	...	r^2	r^1	r^0
$(r^n - 1) \div 2 + 1 \leq$			Negative Numbers		$\leq (r^n - 1)$	
Base- <u>2</u> : 1,000,...,000 Base- <u>4</u> : 2,000,...,000 Base- <u>8</u> : 4,000,...,000 Base-10: 5,000,...,000 Base-16: 8,000,...,000						

We see positive number, but we interpret negative!

$$= - (r\text{'s comp. } (\#)) = - ((r-1)\text{'s comp. } (\#) + 1)$$

$$\begin{array}{r}
 \text{C}_3 \text{C}_2 \text{C}_1 \text{C}_0 \\
 \text{X}_4 \text{X}_3 \text{X}_2 \text{X}_1 \\
 + \text{Y}_4 \text{Y}_3 \text{Y}_2 \text{Y}_1 \\
 \hline
 \text{C}_4 \text{S}_4 \text{S}_3 \text{S}_2 \text{S}_1
 \end{array}$$

Red handwritten annotations: A '1' is written above the first '0' in the carry row. A red arrow points from the first '0' to the '4' in X_4 . Another red arrow points from the first '0' to the '4' in Y_4 . A third red arrow points from the first '0' to the '4' in S_4 .

Either was ~~addition~~ originally

Or was ~~subtraction~~ and became addition with 2's-comp

$$OVF = \underbrace{C_3}_{1} C_4'$$

$C_3 C_2 C_1 C_0$

$$\underline{X_4} = \underline{0} \quad X_3 X_2 X_1$$

$$+ \quad Y_4 = \underline{0} \quad Y_3 Y_2 Y_1$$

$$\underline{C_4} \quad S_4 = \underline{1} \quad S_3 S_2 S_1$$

$$OVF = \boxed{1}$$



$$\begin{array}{r}
 \begin{array}{c} C_3=1 \\ X_4=0 \end{array} \begin{array}{c} C_2 \\ X_3 \end{array} \begin{array}{c} C_1 \\ X_2 \end{array} \begin{array}{c} C_0 \\ X_1 \end{array} \\
 + \begin{array}{c} Y_4=0 \\ Y_3 \end{array} \begin{array}{c} Y_2 \\ Y_1 \end{array} \\
 \hline
 \begin{array}{c} C_4=0 \\ S_4=1 \end{array} \begin{array}{c} S_3 \\ S_2 \end{array} \begin{array}{c} S_1 \end{array}
 \end{array}$$



$$\begin{array}{r}
 \text{C}_3 \text{C}_2 \text{C}_1 \text{C}_0 \\
 X_4 = \underline{1} X_3 X_2 X_1 \\
 + \quad Y_4 = \underline{0} Y_3 Y_2 Y_1 \\
 \hline
 \text{C}_4 \quad S_4 = \underline{?} S_3 S_2 S_1
 \end{array}
 \quad \text{OVF} = 0$$

S_4 is guaranteed to be correct in signed-2's-comp.
 → Don't believe it, try!


$$\begin{array}{r}
 \begin{array}{c} C_3 C_2 C_1 C_0 \\ X_4 = 0 \quad X_3 X_2 X_1 \end{array} \\
 + \quad \begin{array}{c} Y_4 = 1 \quad Y_3 Y_2 Y_1 \end{array} \\
 \hline
 \begin{array}{c} C_4 \\ S_4 = ? \quad S_3 S_2 S_1 \end{array}
 \end{array}$$

S_4 is guaranteed to be correct in signed-2's-comp.
Don't believe it, try!

$$\begin{array}{r}
 \begin{array}{c} \text{X} \\ \swarrow \quad \nearrow \\ \text{C}_3 \text{C}_2 \text{C}_1 \text{C}_0 \end{array} \\
 X_4 = \underline{1} X_3 X_2 X_1 \\
 + \quad Y_4 = \underline{1} Y_3 Y_2 Y_1 \\
 \hline
 \begin{array}{c} \text{C4} \\ \uparrow \\ 1 \end{array} \quad S_4 = \underline{\cancel{0}} S_3 S_2 S_1 \\
 \quad \quad \quad \uparrow \\
 \quad \quad \quad 1
 \end{array}$$



$$\begin{array}{r}
 C_3 = 0 \quad C_2 C_1 C_0 \\
 X_4 = 1 \quad X_3 X_2 X_1 \\
 + \quad Y_4 = 1 \quad Y_3 Y_2 Y_1 \\
 \hline
 C_4 = 1 \quad S_4 = 0 \quad S_3 S_2 S_1
 \end{array}$$




n-bit add

$$C_n \oplus C_{n-1}$$

overflow


Signed-2's-Complement

$$\underline{OVF} = \underbrace{C'_4 C_3}_{X'Y} + \underbrace{C_4 C'_3}_{XY'} = C_4 \oplus C_3$$



$A=0 \rightarrow$ Adder


$A=1 \rightarrow$ Subtractor



$A=0 \rightarrow$ Adder
 $A=1 \rightarrow$ Subtractor

Binary Adder | Subtractor | Overflow

Unsigned?



Arithmetic
&
Logical Op

```
graph LR; A((Arithmetic & Logical Op)) --> B[Binary Adder, Binary Subtractor, Binary Multiplier]; A --> C[Binary Comparator (Magnitude Comparator)];
```

The diagram consists of an orange circle on the left containing the text 'Arithmetic & Logical Op'. A black arrow points from the right side of this circle to a light blue rectangular box on the right. This box is divided into two horizontal sections. The top section contains the text 'Binary Adder, Binary Subtractor, **Binary Multiplier**'. The bottom section contains the text 'Binary Comparator (Magnitude Comparator)'.

Binary Adder, Binary Subtractor, **Binary Multiplier**

Binary Comparator (Magnitude Comparator)


Handwritten diagram illustrating the conversion of a binary multiplication problem into an addition problem. On the left, a multiplication problem is shown with a multiplier 'X' and a multiplicand '10011'. A red arrow points to the right, where the same problem is shown as an addition of three '100' terms, each followed by a plus sign. A red line is drawn under the addition terms.

Binary Multiplier


Unsigned

n-bit X + n-bit X + ... + n-bit X

m-bit Y times!




$$\text{circled } X \times \text{circled } (11)_2 = \text{circled } X + X + X$$



$$X \times (11)_2 = X + X + X$$

If you change Y, you have to change circuit!!




$X \times Y = X + \dots + X \rightarrow$ When to stop?
 Feedback \rightarrow ~~Sequential~~ Logic

Binary Multiplier

Unsigned

$$X \text{ AND } 0 = 0$$

$$X \text{ AND } 1 = X$$




$$\begin{array}{r}
 X_4 X_3 X_2 \textcolor{red}{X}_1 \\
 \times \qquad \qquad \qquad \textcolor{red}{Y}_1 \\
 \hline
 M_1 = Y_1 X_1
 \end{array}$$

$$\begin{array}{r}
 \times \quad X_4 X_3 \color{red}{X_2} X_1 \\
 \hline
 \qquad \qquad \qquad \color{red}{Y_1} \\
 M_2 = Y_1 X_2
 \end{array}$$

$$\begin{array}{r}
 X_4 X_3 X_2 X_1 \\
 \times \qquad Y_1 \\
 \hline
 M_3 = Y_1 X_3
 \end{array}$$

$$\begin{array}{r}
 \times \quad X_4 X_3 X_2 X_1 \\
 \hline
 Y_1 \\
 M_4 = Y_1 X_4
 \end{array}$$



$$\begin{array}{r}
 \times \quad X_4 X_3 X_2 X_1 \\
 \hline
 Y_2 Y_1 \\
 \hline
 M_4 M_3 M_2 M_1 \\
 + \quad Y_2 X_4 \quad Y_2 X_3 \quad Y_2 X_2 \quad (Y_2 X_1) \quad 0 \\
 \hline
 \downarrow \\
 M_2 M_1
 \end{array}$$

$$\begin{array}{r}
 \times \qquad \qquad \qquad X_4 X_3 X_2 X_1 \\
 \qquad \qquad \qquad \qquad \qquad Y_2 Y_1 \\
 \hline
 \qquad \qquad M_4 M_3 M_2 M_1 \\
 N_4 N_3 N_2 N_1 \quad 0
 \end{array}$$


$$\begin{array}{r}
 \times \qquad \qquad \qquad X_4 X_3 X_2 X_1 \\
 \qquad \qquad \qquad \qquad \qquad Y_2 Y_1 \\
 \hline
 \qquad \qquad M_4 M_3 M_2 M_1 \\
 + \qquad N_4 N_3 N_2 N_1 0 \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 \begin{array}{cccc}
 X_4 & X_3 & X_2 & X_1 \\
 \times & & & \\
 \hline
 0 & M_4 & M_3 & M_2 & M_1 \\
 + & N_4 & N_3 & N_2 & N_1 & 0 \\
 \hline
 C4 & S_4 & S_3 & S_2 & S_1 & M_1
 \end{array}
 \end{array}$$

Handwritten annotations:

- A red box labeled "4 bit add" encloses the first four columns of the addition.
- Red circles highlight M_1 in the first row, N_1 in the second row, and M_1 in the final result row.
- A red arrow points from the circled M_1 in the second row to the circled M_1 in the final result row.
- A red "X" is written next to the $Y_2 Y_1$ label.

$$\begin{array}{r}
 \begin{array}{cccc}
 X_4 & X_3 & X_2 & X_1 \\
 & Y_2 & Y_1 & \\
 \hline
 \end{array} \\
 \times \\
 \begin{array}{r}
 \begin{array}{cccc}
 0 & M_4 & M_3 & M_2 \\
 N_4 & N_3 & N_2 & N_1 \\
 \hline
 \end{array} \\
 + \\
 \begin{array}{cccc}
 C4 & S_4 & S_3 & S_2 & S_1 \\
 \hline
 \end{array}
 \end{array}
 \begin{array}{l}
 M_1 \\
 0 \\
 M_1
 \end{array}
 \end{array}$$



$$\begin{array}{r}
 \times \quad \begin{array}{cccc} X_4 & X_3 & X_2 & X_1 \\ Y_3 & Y_2 & Y_1 & \end{array} \\
 \hline
 \begin{array}{cccc} M_4 & M_3 & M_2 & M_1 \\ N_4 & N_3 & N_2 & N_1 & 0 \end{array} \\
 + \quad \begin{array}{cccc} P_4 & P_3 & P_2 & P_1 & 0 & 0 \end{array} \\
 \hline
 \end{array}$$

×

$X_4 X_3 X_2 X_1$

$Y_3 Y_2 Y_1$

+

C_4

S_4

S_3

S_2

S_1

M_1

P_4

P_3

P_2

P_1


0

0

$$\begin{array}{r}
 \times \qquad \qquad \qquad X_4 X_3 X_2 X_1 \\
 \qquad \qquad \qquad Y_3 Y_2 Y_1 \\
 \hline
 + \quad \boxed{C_4} S_4 S_3 S_2 S_1 M_1 \\
 \quad \quad P_4 P_3 P_2 P_1 \quad 0 \quad 0 \\
 \hline
 \quad \quad Z_4 Z_3 Z_2 Z_1 S_1 M_1
 \end{array}$$

$$\begin{array}{r}
 \times \quad \begin{array}{r} X_4 X_3 X_2 X_1 \\ Y_3 Y_2 Y_1 \end{array} \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 + \quad \begin{array}{|c|c|c|c|} \hline C_4 & S_4 & S_3 & S_2 \\ \hline P_4 & P_3 & P_2 & P_1 \\ \hline Z_4 & Z_3 & Z_2 & Z_1 \\ \hline \end{array} \begin{array}{cc} S_1 & M_1 \\ 0 & 0 \\ \hline S_1 & M_1 \end{array} \\
 \end{array}$$



Binary Multiplier

Unsigned

n-bit X × m-bit Y

→ how many output bit?

Binary Multiplier

Unsigned

n-bit $X \times$ m-bit Y
→ how many ANDs?

Binary Multiplier

Unsigned

n-bit $X \times$ m-bit Y

→ how many k-bit adders?

Binary Multiplier

Unsigned

n-bit $X \times$ m-bit Y

→ what is k in k-bit adders?

Binary Multiplier

Signed?

n-bit $X \times$ m-bit Y

Arithmetic
&
Logical Op

```
graph LR; A((Arithmetic & Logical Op)) --> B[Binary Adder, Binary Subtractor, Binary Multiplier]; A --> C[Binary Comparator (Magnitude Comparator)];
```

The diagram consists of an orange circle on the left containing the text 'Arithmetic & Logical Op'. A black arrow points from the right side of this circle to a light blue rectangular box on the right. This box is divided into two horizontal sections. The top section contains the text 'Binary Adder, Binary Subtractor, Binary Multiplier'. The bottom section contains the text 'Binary Comparator (Magnitude Comparator)' in bold.

Binary Adder, Binary Subtractor, Binary Multiplier

Binary Comparator (Magnitude Comparator)