


## Chapter 4 Combinational Logic



**FIGURE 4.1**

Block diagram of combinational circuit

---


# Combinational Logic

aka. Combinational Circuit

---

Combination of logic gates on the present inputs → the outputs *at any time!*

A combinational circuit performs an operation that can be specified logically by a set of Boolean functions.



# THE INTERNATIONAL Calculator Collector

Spring 1993

Issue No. 1



like Cat Tech circa 1967

Photo Courtesy Texas Instruments

## The Beginning

If you're past your mid-30s, you probably remember your first simple hand-held calculator costing over \$50 (in early 1970's dollars). Depending how much older you are, your first could have been upwards to \$400. And we're just talking the basic four functions here — addition, subtraction, multiplication, and division. Percentage and memory features were extra (if they were even available at that point in time).

### Company Profile:



Who can forget the "Bowmar Brain" series of calculators from the early '70s?


Bowmar was the first American company that made and sold their own line of portable electronic machines.



The story starts around 1970 when Bowmar, then a manufacturer of Light Emitting Diodes (LEDs), tried to sell their numeric display product to Japanese manufacturers for use in their electronic products.

Bowmar wasn't too successful. The Japanese were using a fluorescent style display that was cheaper and had a few design features the manufacturers liked better.

So, president Ed White, a consummate entrepreneur, and his staff came up with an even better idea — make the whole electronic calculator themselves.

Up to now, most of the so-called "portable" calculators





---

# Design a Computer System

---



# John von Neumann

([/vɒn 'nɔɪmən/](#))

1903 –1957

Mathematician, Physicist, Computer Scientist, Engineer



## Polymath





He integrated pure and applied sciences. He made major contributions to many fields, including:

- Mathematics
- Physics
- Economics (game theory)
- Computing
- Statistics

















Memory to Store

Data (Input, Output)  
int a=1; int b=2; int c;







---

# von Neumann Architecture

---


## Principles

- Data and instructions are both stored in the main memory
- The content of the memory is addressable by location (regardless of what is stored in that location)
- Instructions are executed sequentially unless the order is explicitly modified

# Computer System

Input/Output  
Devices

```
scanf("%d", &a);  
scanf("%d", &b);  
printf("%d", c);
```




## Computer



### Memory to Store

Data (Input, Output)  
**int** a=1; **int** b=2; **int** c;

Instructions (Code)  
**c = a + b;**




Processor




Permanent  
Storage




```
fprintf()  
fscanf()  
fread()  
fwrite()  
fseek()
```


















---

# Binary Decoder

---

~~XS-3~~  
Aiken



Binary Code Decoder

Display Decoder

7-seg

---

# Decoder

## Encode Binary to 1-hot




---

1-hot: a vector of bits with a single 1 and all the others 0



→ [0010000000]



→ [0000000100]



→ ~~[0010010000]~~





















0











<u>X</u>	$F_1$ $D_0 = m_0$	$F_2$ $D_1 = m_1$	$= M_0$
<u>0</u>	<u>1</u>	<u>0</u>	
1	<u>0</u>	<u>1</u>	




X	$D_0 = m_0 = \text{X}$	$D_1 = m_1 = \text{X}$
0	1	0
1	0	1


X




$2^2 = 4$


0 0  
0 1  
1 0  
1 1













h-fani 2 window sor. ca



SOP

$$D_i = m_i$$

Y	X	$D_0 = m_0$	$D_1 = m_1$	$D_2 = m_2$	$D_3 = m_3$
0	0	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>
0	<u>1</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>
1	0	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>
1	1	0	0	0	<u>1</u>



Chapter 4   Combinational Logic

3 x 2<sup>3</sup>

Table 4.6  
Truth Table of a Three-to-Eight-Line Decoder

$D_i = m_i$

Inputs			Outputs							
<u>x</u>	<u>y</u>	<u>z</u>	<u>D<sub>0</sub></u>	<u>D<sub>1</sub></u>	<u>D<sub>2</sub></u>	<u>D<sub>3</sub></u>	<u>D<sub>4</sub></u>	<u>D<sub>5</sub></u>	<u>D<sub>6</sub></u>	<u>D<sub>7</sub></u>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

$x'y'z$   
 $x'y'z'$


$=m_0 = x'y'z'$

$=m_1$

$=m_2$

0  
1  
~~0~~

1  
0  
1



$m_5$

$D_5 = xy'z$

$D_6 = xyz'$

1

**FIGURE 4.18**  
Three-to-eight-line decoder

---

# Decoder

Encode 4-Bit Binary to  $2^4$  One-hot

---


---

# Decoder

Encode  $n$ -Bit Binary to  $2^n$  One-hot

---








# Decoder


Encode 2-Bit Binary to 2<sup>2</sup> One-hot

Re-Use 1 $\times$ 2<sup>1</sup> Decoder











---


Decoder  
Enable input

---













<u>E</u>	<u>X</u>	<u>D</u> <sub>0</sub> =m <sub>2</sub>	<u>D</u> <sub>1</sub> =m <sub>3</sub>
0	<u>0</u>	<u>0</u>	<u>0</u>
0	<u>1</u>	<u>0</u>	<u>0</u>
1	<u>0</u>	<u>1</u>	<u>0</u>
1	<u>1</u>	<u>0</u>	<u>1</u>


E	X	$D_0 = m_0$	$D_1 = m_1$
1	0	1	0
1	1	0	1





































---


# Decoder


Decode 3-Bit Binary to  $2^3$  One-hot


---

Re-Use  $2 \times 2^2$  Decoder









---

# Decoder

Decode 4-Bit Binary to 2<sup>4</sup> One-hot

---

Re-Use 1 $\times 2^1$  Decoder

Re-Use 2 $\times 2^2$  Decoder


Re-Use 3 $\times 2^3$  Decoder



All Products ▾

 Login or  
REGISTER

0 ITEM(S)

[Products](#) [Manufacturers](#) [Resources](#) [Tools](#)16x2<sup>16</sup>[Product Index](#) > [Integrated Circuits \(ICs\)](#) > [Logic - Signal Switches, Multiplexers, Decoders](#) > [Texas Instruments SN74LS138N](#)[Share](#) <

## SN74LS138N

[Datasheet](#)

Digi-Key Part Number	296-1639-5-ND
Manufacturer	Texas Instruments
Manufacturer Product Number	SN74LS138N
Supplier	<a href="#">Texas Instruments</a>
Description	IC 3-8 LINE DECODER/DEMUX 16-DIP

Manufacturer Standard Lead Time 6 Weeks

Decoder/Demultiplexer 1 x 3:8  
16-PDIP[Customer Reference](#)

## Price and Procurement

4,043 In Stock  
Can ship immediately

QUANTITY

[Add to Cart](#)[Add to BOM](#)[Add to  
Favorites](#)

## Tube

QTY	UNIT PRICE	EXT PRICE
1	\$1.27000	\$1.27
10	\$1.12000	\$11.20
25	\$1.05280	\$26.32
100	\$0.85920	\$85.92

## Media & Downloads


RESOURCE TYPE	LINK
Datasheets	<a href="#">SN54LS138, SN54S138, SN74LS138, SN74S138A</a>
Featured Product	<a href="#">Logic Solutions</a> <a href="#">Analog Solutions</a>
PCN Design/Specification	<a href="#">Material Set 30/Mar/2017</a>
EDA / CAD Models	<a href="#">SN74LS138N by SnapEDA</a> <a href="#">SN74LS138N by Ultra Librarian</a>


---


# Decoder

## Boolean Function

---


$$F_{\text{SOP}} = \sum m(\dots)$$
$$F_{\text{POS}} = \prod M(\dots)$$






$$\underline{F_{\text{SoP}}} = \sum m(2, 4, 7)$$


$$m_2 + m_4 + m_7$$





$$F_{\text{PoS}} = \prod M(0, 1, 3, 5, 6) = \prod \underbrace{(m_0')}_{(m_0')} \underbrace{(m_1')}_{m_1} m_3 m_5 m_6$$

Handwritten annotations in red include:  $m_0'$  circled,  $m_1'$  circled,  $m_0'$  and  $m_1'$  circled together with arrows pointing to  $m_0'$  and  $m_1'$  respectively, and  $m_3$ ,  $m_5$ , and  $m_6$  with primes.



---

# Decoder


## Full Adder

---

$$S = \sum m(1, 2, 4, 7)$$

$$C = \sum m(3, 5, 6, 7)$$

$C_p$	Y	X	<u>C</u> = $\sum m(3,5,6,7)$	<u>S</u> = $\sum m(1,2,4,7)$
0	0	0	0	0
0	0	1	0	<u>1</u>
0	1	0	0	<u>1</u>
0	1	1	<u>1</u>	0
1	0	0	0	1
1	0	1	<u>1</u>	<u>0</u>
1	1	0	<u>1</u>	0
1	1	1	<u>1</u>	<u>1</u>



**FIGURE 4.21**  
Implementation of a full adder with a decoder






---

# Multiplexer





Shortened to MUX or MPX




---















































---


# Multiplexer

## $2^1 \times 1$

---









S	$I_1$	$I_0$	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

S	$I_1$	$I_0$	$F = \sum m(1, 3, 6, 7)$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

		$I_1 I_0$			
		00	01	11	10
<u>S</u>	0	0 $m_0$	1 $m_1$	1 $m_3$	0 $m_2$
	1	0 $m_4$	0 $m_5$	1 $m_7$	1 $m_6$

$$F = S'I_0 + SI_1$$





(b) Block diagram

**FIGURE 4.24**  
Two-to-one-line multiplexer


<u>S</u>	$F = S'I_0 + SI_1$
<u>0</u>	<u><math>I_0</math></u>
<u>1</u>	<u><math>I_1</math></u>


---


# Multiplexer


## $2^2 \times 1$


---












$S_1$	$S_0$	$I_3$	$I_2$	$I_1$	$I_0$	$F$
$\rightarrow$						
$\rightarrow$						



$S_1$	$S_0$	$I_3$	$I_2$	$I_1$	$I_0$	$F$
0	0	x	x	x	0	0
0	0	x	x	x	1	1
0	1	x	x	0	x	0
0	1	x	x	1	x	1
1	0	x	0	x	x	0
1	0	x	1	x	x	1
1	1	0	x	x	x	0
1	1	1	x	x	x	1

$S_1$	$S_0$	$F = S'_1 S'_0 I_0 + S'_1 S_0 I_1 + S_1 S'_0 I_2 + S_1 S_0 I_3$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$



(a) Logic diagram

$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

(b) Function table

**FIGURE 4.25**  
Four-to-one-line multiplexer


---


# Multiplexer

$2^n \times 1$

---

$s_{n-1} \dots s_0$






$\approx$  Decoder + OR

$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

(b) Function table


**FIGURE 4.25**  
Four-to-one-line multiplexer



$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

(b) Function table

**FIGURE 4.25**  
Four-to-one-line multiplexer



Sum of Products  
2 Levels  
ANDs-OR

$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

(b) Function table

**FIGURE 4.25**  
Four-to-one-line multiplexer




---


# Multiplexer Boolean Function

---

$$F_{\text{SoP}} = \sum m(\dots)$$

$$F_{\text{PoS}} = \prod M(\dots)$$





---

# MUX


## Full Adder

---


$$S = \sum m(\underline{1}, \underline{2}, \underline{4}, \underline{7})$$

$$C = \sum m(3, 5, 6, 7)$$

$C_p$	Y	X	$C = \sum m(3,5,6,7)$	$S = \sum m(1,2,4,7)$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



$$S = \sum m(1,2,4,7)$$



$$C = \sum m(\underline{3}, \underline{5}, \underline{6}, \underline{7})$$

---


# Multiplexer

## Boolean Function II


---

Book: Page 161







$$S = \sum m(1,2,4,7)$$




$$S = \sum m(\textcolor{red}{1}, 2, 4, 7)$$




$$S = \sum m(1, \textcolor{red}{2}, 4, 7)$$




$$S = \sum m(1, 2, \textcolor{red}{4}, 7)$$




$$S = \sum m(1, 2, 4, \textcolor{red}{7})$$



$$C = \sum m(3, 5, 6, 7)$$




$$C = \sum m(\textcolor{red}{3}, 5, 6, 7)$$




$$C = \sum m(3, 5, 6, 7)$$







$$C = \sum m(3, 5, \textcolor{red}{6}, 7)$$




$$C = \sum m(3, 5, 6, 7)$$



$$C = \sum m(3, 5, 6, 7)$$



$$C = \sum m(3, 5, 6, 7)$$




---

# Multiplexer

## Three-State Gates + Decoders

---

Book: Page 162-164



---

# Encoder

---





---

# Encoder

## 1-hot to Binary

---





$D_1$	$D_0$	$F_1$
0	0	$\times$
0	1	0
1	0	1
1	1	$\times$

$\times$ : Don't Care Conditions

$D_1$	$D_0$	$F_1$
0	0	$\times$
0	1	0
1	0	1
1	1	$\times$

		$D_0$	
		0	1
$D_1$	0	$\times_{m_0}$	$0_{m_1}$
	1	$1_{m_2}$	$\times_{m_3}$

$D_1$	$D_0$	$F_1$
0	0	$\times$
0	1	0
1	0	1
1	1	$\times$

		$D_0$	
		0	1
$D_1$	0	$\times_{m_0}$	$0_{m_1}$
	1	$1_{m_2}$	$\times_{m_3}$

$$F_1 = D'_0$$

$D_1$	$D_0$	$F_1$
0	0	$\times$
0	1	0
1	0	1
1	1	$\times$

		$D_0$	
		0	1
$D_1$	0	$\times_{m_0}$	$0_{m_1}$
	1	$1_{m_2}$	$\times_{m_3}$

$$F_1 = D_1$$

$D_1$	$D_0$	$F_1$	$V$
0	0	$\times$	0
0	1	0	1
1	0	1	1
1	1	$\times$	0

$D_0$		0	1
$D_1$	0	$\times_{m_0}$	$0_{m_1}$
	1	$1_{m_2}$	$\times_{m_3}$

$$F_1 = D_1$$

$D_0$		0	1
$D_1$	0	$0_{m_0}$	$1_{m_1}$
	1	$1_{m_2}$	$0_{m_3}$

$$\begin{aligned}
 V &= D_0 D'_1 + D'_0 D_1 \\
 &= D_0 \oplus D_1
 \end{aligned}$$






$D_0$

$D_1$

$2^1 \times 1$  Enc





D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	F <sub>2</sub> =Y	F <sub>1</sub> =X	F <sub>3</sub> =V
0	0	0	0	×	×	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	1	×	×	0
0	1	0	0	1	0	1
0	1	0	1	×	×	0
0	1	1	0	×	×	0
0	1	1	1	×	×	0
1	0	0	0	1	1	1
1	0	0	1	×	×	0
1	0	1	0	×	×	0
1	0	1	1	×	×	0
1	1	0	0	×	×	0
1	1	0	1	×	×	0
1	1	1	0	×	×	0
1	1	1	1	×	×	0

		$D_1D_0$			
		00	01	11	10
$D_3D_2$	00	$\times$ $m_0$	0 $m_1$	$\times$ $m_3$	1 $m_2$
	01	0 $m_4$	$\times$ $m_5$	$\times$ $m_7$	$\times$ $m_6$
	11	$\times$ $m_{12}$	$\times$ $m_{13}$	$\times$ $m_{15}$	$\times$ $m_{14}$
	10	1 $m_8$	$\times$ $m_9$	$\times$ $m_{11}$	$\times$ $m_{10}$

$$F_1 = X = D_1 + D_3$$

		$D_1D_0$			
		00	01	11	10
$D_3D_2$	00	$\times$ $m_0$	0 $m_1$	$\times$ $m_3$	0 $m_2$
	01	1 $m_4$	$\times$ $m_5$	$\times$ $m_7$	$\times$ $m_6$
	11	$\times$ $m_{12}$	$\times$ $m_{13}$	$\times$ $m_{15}$	$\times$ $m_{14}$
	10	1 $m_8$	$\times$ $m_9$	$\times$ $m_{11}$	$\times$ $m_{10}$



$$F_2 = Y = D_2 + D_3$$

		$D_1D_0$			
		00	01	11	10
$D_3D_2$	00	0 $m_0$	1 $m_1$	0 $m_3$	1 $m_2$
	01	1 $m_4$	0 $m_5$	0 $m_7$	0 $m_6$
	11	0 $m_{12}$	0 $m_{13}$	0 $m_{15}$	0 $m_{14}$
	10	1 $m_8$	0 $m_9$	0 $m_{11}$	0 $m_{10}$

$$\begin{aligned}
 F_3 = V &= D'_3 D'_2 D'_1 D_0 + D'_3 D_2 D'_1 D'_0 + D'_3 D'_2 D_1 D'_0 + D_3 D'_2 D'_1 D'_0 \\
 &= D'_3 D'_1 (D'_2 D_0 + D_2 D'_0) + D'_2 D'_0 (D'_3 D_1 + D_3 D'_1) \\
 &= D'_3 D'_1 (D_2 \oplus D_0) + D'_2 D'_0 (D_3 \oplus D_1)
 \end{aligned}$$



$D_3 D_2 D_1 D_0$



---

# Priority Encoder

at home!

---




---

# Positional Encoders

---

## Priority Encoder Navigation




Compass Direction	Binary Output		
	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>
North	0	0	0
North-East	0	0	1
East	0	1	0
South-East	0	1	1
South	1	0	0
South-West	1	0	1
West	1	1	0
North-West	1	1	1

---


# Keyboard Encoders

---






Binary Number  
BCD  
Excess-3  
Aiken  
Gray  
...




---

# De-multiplexer


---






$S_1$	$S_0$	$F$	$O_0$	$O_1$	$O_2$	$O_3$
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	1
1	1	1	0	0	0	0







$S_1$	$S_0$	$F$	$O_0$	$O_1$	$O_2$	$O_3$
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	1
1	1	1	0	0	0	0




$S_1$	$S_0$	$F$	$O_0$	$O_1$	$O_2$	$O_3$
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	1
1	1	1	0	0	0	0




$S_1$	$S_0$	$F$	$O_0$	$O_1$	$O_2$	$O_3$
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	0
1	1	1	0	0	0	1



$S_1$	$S_0$	$O_0$	$O_1$	$O_2$	$O_3$
0	0	F	0	0	0
0	1	0	F	0	0
1	0	0	0	F	0
1	1	0	0	0	F




$S_1$	$S_0$	$O_0 = S'_1 S'_0 F$	$O_1 = S'_1 S_0 F$	$O_2 = S_1 S'_0 F$	$O_3 = S_1 S_0 F$
0	0	F	0	0	0
0	1	0	F	0	0
1	0	0	0	F	0
1	1	0	0	0	F



(a) Logic diagram

**FIGURE 4.25**  
Four-to-one-line multiplexer



1-to-4 De-mux

---

De-multiplexer = Decoder w/ Enable input  
How come?!

---