





Memento, Christopher Nolan
Guy Pearce, Carrie-Anne Moss, Joe Pantoliano
September 2000
Budget \$4.5 m
Box office \$40 m













Sequential Logic



Counter: $0 \rightarrow 1 \rightarrow 2 \rightarrow \dots$







This design is logically **incorrect**! Why?

Buffer gate accepts one input.


We have two inputs: X and X_{T-1}




This design is logically correct!
 But what's the problem?




This design is also logically correct.
But what's the problem?






Y	X	$F_1(T)$	$F_2(T)$
0	0	0	0
0	1	$F_2(T-1)$	0
1	0	0	$F_1(T-1)$
1	1	$F_2(T-1)$	$F_1(T-1)$




Y	X	$F_1(T=1)$	$F_2(T=1)$
0	0	0	0
0	1	$F_2(T=0)$	0
1	0	0	$F_1(T=0)$
1	1	$F_2(T=0)$	$F_1(T=0)$




by default, in positive logic $F(T=0) = 0$

Y		X	$F_1(T=1)$	$F_2(T=1)$
0	<u> </u>	0	0	0
0	<u> </u>	1	0	0
1	<u> </u>	0	0	0
1	<u> </u>	1	0	0



When it goes to 00 state, never recover to 1!


<u>Y</u>	<u>X</u>	$F_1(T=n)$	$F_2(T=n)$
0	0	0	0
0	1	0	0
1	0	0	0
1	1	0	0




How about OR gates? Do they solve the problem? **No! Why?**

Y	X	$F_1(T+1)$	$F_2(T+1)$
0	0		
0	1		
1	0		
1	1		

Try NOR gates




Y	X	$F_1(T+1)$	$F_2(T+1)$	$F_1(T+2)$	$F_2(T+2)$
<u>0</u>	<u>0</u>	$\rightarrow F'_2(T)$	$F'_1(T)$	$F'_2(T+1)$	$F'_1(T+1)$
0	1	0	$F'_1(T)$	0	$F'_1(T+1)$
1	0	$\rightarrow F'_2(T)$	0	$F'_2(T+1)$	0
1	1	0	0	0	0




WOW! If wait longer, it stores the current state!

<u>Y</u>	<u>X</u>	<u>$F_1(T+1)$</u>	$F_2(T+1)$	<u>$F_1(T+2)$</u>	$F_2(T+2)$
0	0	$F'_2(T)$	$F'_1(T)$	$F_1(T)$	$F_2(T)$
0	1	0	$F'_1(T)$	0	1
1	0	$F'_2(T)$	0	1	0
1	1	0	0	0	0




Y	X	<u>1</u> $F_1(T+1)$	$F_2(T+1)$	<u>2</u> $F_1(T+2)$	$F_2(T+2)$	<u>3</u> $F_1(T+3)$	$F_2(T+3)$	<u>4</u> $F_1(T+4)$	$F_2(T+4)$
0	0	$F'_2(T)$	$F'_1(T)$	$F_1(T)$	$F_2(T)$	$F'_2(T)$	$F'_1(T)$	$F'_2(T+3)$	$F'_1(T+3)$
0	1	0	$F'_1(T)$	0	1	0	1	0	$F'_1(T+3)$
1	0	$F'_2(T)$	0	1	0	0	0	$F'_2(T+3)$	0
1	1	0	0	0	0	0	0	0	0



Y	X	$F_1(T+1)$	$F_2(T+1)$	$F_1(T+2)$	$F_2(T+2)$	$F_1(T+3)$	$F_2(T+3)$	$F_1(T+4)$	$F_2(T+4)$
0	0	$F'_2(T)$	$F'_1(T)$	$F_1(T)$	$F_2(T)$	$F'_2(T)$	$F'_1(T)$	$F_1(T)$	$F_2(T)$
0	1	0	$F'_1(T)$	0	1	0	1	0	1
1	0	$F'_2(T)$	0	1	0	0	0	1	0
1	1	0	0	0	0	0	0	0	0


Store/Hold Action



Y	X	$F_1(T+1)$	$F_2(T+1)$	$F_1(T+2)$	$F_2(T+2)$	$F_1(T+3)$	$F_2(T+3)$	$F_1(T+4)$	$F_2(T+4)$
0	0	$F'_2(T)$	$F'_1(T)$	$F_1(T)$	$F_2(T)$	$F'_2(T)$	$F'_1(T)$	$F_1(T)$	$F_2(T)$
0	1	0	$F'_1(T)$	0	1	0	1	0	1
1	0	$F'_2(T)$	0	1	0	0	0	1	0
1	1	0	0	0	0	0	0	0	0

Store/Hold Action


$2T \rightarrow T$



Y	X	$F_1(T+2)$	$F_2(T+2)$
0	0	$F_1(T)$	$F_2(T)$
0	1	0	1
1	0	1	0
1	1	0	0

Store/Hold Action


$$2T \rightarrow T$$



Y	X	$F_1(T+1)$	$F_2(T+1)$
0	0	$F_1(T)$	$F_2(T)$
0	1	0	1
1	0	1	0
1	1	0	0

Reset Action


$2T \rightarrow T$



<u>Y</u>	<u>X</u>	$F_1(T+1)$	$F_2(T+1)$
0	0	$F_1(T)$	$F_2(T)$
<u>0</u>	<u>1</u>	<u>0</u>	<u>1</u>
1	0	1	0
1	1	0	0

Reset Action


$2T \rightarrow T$



Y	R	$F_1(T+1)$	$F_2(T+1)$
0	0	$F_1(T)$	$F_2(T)$
0	1	0	1
1	0	1	0
1	1	0	0

Set Action


$2T \rightarrow T$



<u>Y</u>	R	$F_1(T+1)$	$F_2(T+1)$
0	0	$F_1(T)$	$F_2(T)$
0	1	0	1
<u>1</u>	<u>0</u>	1	0
1	1	0	0


Set Action

$2T \rightarrow T$



S	R	$F_1(T+1)$	$F_2(T+1)$
0	0	$F_1(T)$	$F_2(T)$
0	1	0	1
1	0	1	0
1	1	0	0



Store/Hold Action
 $2T \rightarrow T$
No Set & No Reset



S	R	$F_1(T+1)$	$F_2(T+1)$
0	0	$F_1(T)$	$F_2(T)$
0	1	0	1
1	0	1	0
1	1	0	0

Voltage


Store "0": Reset → Hold




Time


Voltage

Store "1": Set → Hold





S	R	Q	Q'
0	0	Q_t	Q'_t
0	1	0	1
1	0	1	0
1	1	0	0




S	R	Q	Q'
0	0	Q_t	Q'_t
0	<u>1</u>	<u>0</u>	<u>1</u>
<u>1</u>	0	1	0
1	1	0	0

Forbidden Action

$2T \rightarrow T$

~~Set & Reset~~




S	R	$F_1(T+1)$	$F_2(T+1)$
0	0	$F_1(T)$	$F_2(T)$
0	1	0	1
1	0	1	0
1	1	0	0

Forbidden Action

$2T \rightarrow T$



~~Set & Reset~~



S	R	$F_1(T+1)$	$F_2(T+1)$
0	0	$F_1(T)$	$F_2(T)$
0	1	0	1
1	0	1	0
1	1	X	X



Voltage


Don't Care State




Voltage

Don't Care State







S	R	Q	Q'
0	0	Q_t	Q'_t
0	1	0	1
1	0	1	0
1	1	\times	\times



	S	R	Q	Q'
<u>Hold</u>	0	0	Q_t	Q'_t
Reset	0	1	0	1
<u>Set</u>	1	0	1	0
	1	1	X	X





	S	R	Q	Q'
Hold	0	0	Q_t	Q'_t
Reset	0	1	0	1
Set	1	0	1	0
	1	1	\times	\times



	S	R	Q	Q'
Hold	0	0	Q_t	Q'_t
Reset	0	1	0	1
Set	1	0	1	0
	1	1	x	x


State Transition Diagram

Life Cycle





Characteristic Table

S	R	Q
0	0	Q_t
0	1	0
1	0	1
1	1	X



Voltage




Time


Voltage

R


S



Time




Voltage



Time


Voltage




Set Action

Time


Voltage




Voltage



Voltage





Voltage



Set Action

Time


Voltage



Store Action

Time

Voltage




Reset Action

Time

Voltage

R



S



Forbidden

Time




Voltage



Time



Set Action

Voltage






Time
Store Action

Voltage



Time
Reset Action

Voltage





Time
Store Action

S and R control **how** the
state changes.




Put a gate/latch on **when** change applies
SR w/ enable input




SR *Latch*



Gated SR



E	S	R	S	R	Q	Q'
<u>0</u>	x	x	<u>0</u>	<u>0</u>	Q_t	Q'_t
<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	Q_t	Q'_t
<u>1</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>1</u>	0	1
<u>1</u>	<u>1</u>	<u>0</u>	<u>1</u>	<u>0</u>	1	0
<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	x	x




Voltage




Time


Voltage




Voltage



Voltage




Q₀




Now, E=1, Set Action

Time


Voltage



Voltage




Voltage



SR *Latch*


NAND



En	S	R	Next state of Q
0	X	X	No change
1	0	0	No change
1	0	1	$Q = 0$; reset state
1	1	0	$Q = 1$; set state
1	1	1	Indeterminate

(b) Function table

FIGURE 5.5
SR latch with control input




En	S	R	Next state of Q
0	X	X	No change
1	0	0	No change
1	0	1	$Q = 0$; reset state
1	1	0	$Q = 1$; set state
1	1	1	Indeterminate

(b) Function table

FIGURE 5.5

SR latch with control input


Block Diagram




Characteristic Table

S	R	Q
<u>0</u>	<u>0</u>	<u>Q_t</u>
<u>0</u>	1	0
<u>1</u>	0	<u>1</u>
<u>1</u>	<u>1</u>	<u>X</u>


State Transition Diagram



Other *Latches*




$$R = S' \quad S = R'$$




Let's avoid the forbidden action! $R \neq S$


$$R = S' \text{ and } S = R'$$




X	<u>E</u>	<u>S</u>	<u>R</u>	Q	Q'
0	<u>0</u>	x	x	<u>Q_t</u>	<u>Q'_t</u>
1	<u>0</u>	x	x	<u>Q_t</u>	<u>Q'_t</u>
<u>0</u>	<u>1</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>1</u>
<u>1</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>1</u>	<u>0</u>
Never happens		<u>1</u>	<u>1</u>	<u>x</u>	<u>x</u>





X	E	S	R	Q	Q'
0	0	x	x	Q_t	Q'_t
1	0	x	x	Q_t	Q'_t
<u>0</u>	1	<u>0</u>	<u>1</u>	<u>0</u>	1
1	1	1	0	1	0
Never happens		1	1	×	×




X	E	S	R	Q	Q'
0	0	x	x	Q_t	Q'_t
1	0	x	x	Q_t	Q'_t
0	1	0	1	0	1
<u>1</u>	1	<u>1</u>	<u>0</u>	1	0
Never happens		1	1	×	×




D	E	Q
0	0	Q_t
1	0	Q_t
<u>0</u>	1	<u>0</u>
<u>1</u>	1	<u>1</u>






Block Diagram




Characteristic Table

<u>D</u>	Q
0	0
1	1

State Transition Diagram





T *Latch*



		T	Q
D		0	Q_t
E		1	Q'_t









$$A? \quad 0 = A$$


$$A? \quad 1 = A'$$


$$Q_t \text{ ? } T \Rightarrow D = Q_t$$

$$\rightarrow = 1 \Rightarrow Q'_t = D$$











Store




T	D	Q
0	$Q \oplus 0$	Q
1	$Q \oplus 1$	Q'




Complement

T	D	Q
0	$Q \oplus 0$	Q
1	$Q \oplus 1$	Q'




Block Diagram



Characteristic Table

T	Q
<u>0</u>	Q_t
<u>1</u>	Q'_t


State Transition Diagram



JK Latch




Jack St. Clair Kilby
(Nov. 8, 1923 – June 20, 2005)
Electrical Engineer
The 1st integrated circuit
1958
Nobel Prize in Physics, 2000







0
1




Let's mix T and SR: Store, Set, Reset, Complement

Although you have to guess, we'll see a design algorithm for it ☺







<u>S</u>	<u>R</u>	S	R	Q
0	0	<u>0</u>	<u>0</u>	Store = <u>Q_t</u> = <u>1</u>
<u>0</u>	1	0	1	Reset = <u>0</u>
<u>1</u>	<u>0</u>	<u>0</u>	0	Store = Q _t = 1
<u>1</u>	<u>1</u>	<u>0</u>	<u>1</u>	Reset = 0




S	R	S	R	Q
0	0	0	0	Store = $Q_t = 0$
0	1	0	0	Store = $Q_t = 0$
1	0	1	0	Set = 1
1	1	1	0	Set = 1



$S=J$	$R=K$	Q
0	0	Store = Q_t
0	1	Reset = 0
1	0	Set = 1
1	1	Comp. = Q'_t


Block Diagram







Characteristic Table

J	K	Q
0	0	Q_t
0	1	0
1	0	1
1	1	Q'_t

State Transition Diagram



Recap



S	R	Q
0	0	Q_t
0	1	0
1	0	1
1	1	\times

D	Q
0	0
1	1

T	Q
0	Q_t
1	Q_t'

J	K	Q
0	0	Q_t
0	1	0
1	0	1
1	1	Q_t'

Clock

shortened as *clk*

timing device that generates a train of pulses