SummaryofVerilogSyntax

1.Module&InstantiationofInstances

A **Module**in *Verilog*isdeclaredwithinthepairofkeywords moduleand endmodule. Followingthekeyword modulearethe **modulename** and **portinterfacelist** .

```
module my_module ( a, b, c, d );
  input a, b;
  output c, d;
  ...
endmodule
```

All **instances**mustbe **named**excepttheinstancesofprimitives.Onlyprimitivesin *Verilog* canhave **anonymousinstances**, i.e. and, or, nand, nor, xor, xnor, buf, not, bufif1, bufi0, notif1, notif0, nmos, pmos, cmos, tran, tranif1, tranif0, rnmos, rpmos, rcmos, rtran, rtranif1, rtranif0.

PortConnectionsatInstantiations

In *Verilog*, there are 2 ways of specifying connections among ports of instances.

a) **Byorderedlist** (positional association)

Thisisthemore intuitive method, where the signal sto be connected must appear in the module instantiation in the same order as the ports listed in module definition.

b) **Byname** (namedassociation)

When there are too many ports in the large module, it becomes difficult to track the order. Connecting the signal stothe ports by the portnames increases possible errors. readability and reduces possible errors.

ParameterizedInstantiations

The values of parameters can be exertided overridden during instantiation, so that each instance can be customized separately. Alternatively, defparament and be used for the same purpose.

Copyright@1997,Hon -ChiNg.

Permissiontoduplicateanddistributethisdocumentisherewithgrantedforsoleeducationalpurposewithoutanycommercial advantage,providedthiscopyrightmessageisaccompanied inalltheduplicatesdistributed. Allotherrightsreserved.

All Cadence 's tools referred are trade marks or registered trade marks of Cadence Design Systems, Inc. All other trade marks belong to their respective owners.

```
module my_module ( a, b, c, d );
  parameter x = 0;
  input a, b;
  output c, d;
  parameter y = 0, z = 0;
endmodule
module top;
 reg A, B;
  wire C, D;
  my_module #(2, 4, 3) m1 (A, B, C, D);
                               // x = 2, y = 4, z = 3 in instance m1
  my_{module} #(5, 3, 1) m2 (.b(B), .d(D), .c(C), .a(A));
                               // x = 5, y = 3, z = 1 in instance m2
  defparam m3.x = 4, m3.y = 2, m3.z = 5;
  my_module m3 (A, B, C, D); // x = 4, y = 2, z = 5 in instance m3
endmodule
```

2.Da taTypes

Thereare2groupsofdatatypesin *Verilog*,namely **physical**and **abstract**.

- a) Physical datatype
 - Net(wire, wand, wor, tri, triand, trior). Defaultvalueis z. Usedmainlyin structural modeling.
 - Register(reg).Defaultvalueis x.Usedindataflow/RTLandbehavioralmodelings.
 - Chargestoragenode(trireg).Defaultvalueis x.Usedingate -levelandswitch level modelings.
- b) Abstractdatatype —usedonlyinbehavioralmodelingandtestfixture.
 - Integer(integer)st ores32 -bitsigned quantity.
 - Time(time)stores64 -bitunsignedquantityfromsystemtask \$time.
 - Real(real)storesfloating -pointquantity.
 - Parameter(parameter)substitutesconstant.
 - Event(event)isonlynamereference —doesnotholdva lue.

Unfortunately, the current standard of *Verilog* does not support user -defined types, unlike *VHDL*.

3. Values & Literals

Verilogprovides4basicvalues,

- a) 0 —logiczeroorfalsecondition
- b) 1 —logicone, or true condition
- c) x —unkno wn/undefinedlogicvalue.Onlyforphysicaldatatypes.

d) z —high -impedance/floatingstate.Onlyforphysicaldatatypes.

Constantsin *Verilog* are expressed in the following format:

```
width 'radix value
```

width — Expressedindecimalinteger.Opt ional, default is inferred from value.

'radix — Binary(b),octal(o),decimal(d),orhexadecimal(h).Optional,defaultisdecimal.

value — Anycombinationofthe4basicvaluescanbedigitsforradixoctal,decimalor hexadecimal.

```
4'b1011 // 4-bit binary of value 1011
234 // 3-digit decimal of value 234
2'h5a // 2-digit (8-bit) hexadecimal of value 5A
3'o671 // 3-digit (9-bit) octal of value 671
4b'lx0z // 4-bit binary. 2nd MSB is unknown. LSB is Hi-Z.
3.14 // Floating point
1.28e5 // Scientific notation
```

There are 8 different strength levels that can be associated by values 0 and 1.

Strength Level	Abbreviation	Type Degree	
supply0 supply1	Su0 Su1	driving	strongest
strong0 strong1	St0 St1	driving	A
pull0 pull1	Pu0 Pu1	driving	
large0 large1	La0 La1	chargestorage	
weak0 weak1	We0 We1	driving	
medium0 medium1	Me0 Me1	chargestorage	
small0 small1	Sm0 Sm1	chargestorage	↓
highz0 highz1	HiZO HiZ1		weakest

Inthecase of **contention**, the **strongersignal dominates** . Combination of 20 pposite values of same strengthresults in a value of x.

```
St0, Pu1 \Rightarrow St0

Su1, La1 \Rightarrow Su1

Pu0, Pu1 \Rightarrow PuX
```

4.Nets&Registers

Netisthe **connection**betweenportsofmoduleswithinahighermodule.Netisusedintest fixturesandallmodelingabst ractionincludingbehavioral.Defaultvalueofnetis **high-Z** (z).Netsjustonly **passvalues** fromoneendtotheother,i.e.itdoesnotstorethevalue. Oncetheoutputdevicediscontinuesdrivingthenet,thevalueinthenetbecomeshigh -Z(z). Besidestheusualnet(wire), *Verilog*alsoprovidesspecialnets(wor, wand)toresolvethe

finallogicwhenthereislogiccontentionbymultipledrivers. tri, triorand triandare justthealiasesfor wire, worand wandforreadabilityreason.

Registeris the **storage**thatretains(remembers)thevaluelastassignedtoit,therefore, unlike wire,itneedsnottobecontinuouslydriven.Itisonlyusedinthetestfixture, behavioral,anddataflowmodelings.Thedefaultvalueofaregisteris **unknown**(x).

Otherspecialnets in Verilog are the supplies like V_{CC}/V_{DD} (supply1), Gnd(supply0), pullup(pullup) and pulldown(pulldown), resistive pullup(tri1) and resistive pulldown(tri0), and chargestorage/capacitive node(tring) which has storage strength a ssociated with it.

5. Vectors & Arrays

Physicaldatatypes (wire, reg, trireg)canbedeclaredas **vector/bus**(multiplebit widths). An **Array**isachunkofconsecutivevaluesofthesametype. Datatypes reg, integerand timecanbedeclaredasanarra y. Multidimensionalarraysarenot permittedin *Verilog*, however, arrayscanbedeclared for vectored registertype.

```
wire [3:0] data;  // 4-bit wide vector
reg bit [1:8];  // array of 8 1-bit scalar
reg [3:0] mem [1:8];  // array of 8 4-bit vector
```

The **range**ofvectors and arrays declared can start from any integer, and in either ascending ordescending order. However, when accessing the vector or array, the specified must be within the range and in the same order as declared.

Thereisnosyntaxavailabletoaccessabitsliceofanarrayelement —thearrayelementhas tobestoredtoa **temporaryvariable** .

6. Tasks & Functions

Tasksandfunctionsin *Verilog* closely resemble the procedures and functions in programming languages. Both tasks and functions are **defined locally** in the module in which the tasks and functions will be invoked. No initial or always statement may be defined within either tasks or functions.

Tasksandfunctionsaredifferent — taskmayhaveOormoreargumentsoftype input, outputor inout; functionmusthaveatleastoneinputargument.Tasksdonot returnvaluebutpassvaluesthrough outputand inoutarguments;functionsalways returnasinglevalue,butcannothave output or inoutarguments.Tasksmaycontain

delay, eventor timing control statements; functions may not. Tasks can invoke other tasks and functions; functions can only invoke other functions, but not tasks.

```
module m;
 reg [1:0] r1;
 reg [3:0] r2;
 reg r3;
  always
 begin
   r2 = my_func(r1);
                                 // Invoke function
   my_task (r2, r3);
                                 // Invoke task
  task my_task;
    input [3:0] i;
    output o;
    begin
     . . .
    end
  endtask
  function [3:0] my_func;
    input [1:0] i;
    begin
                                 // Return value
      my_func = ...;
    end
  endfunction
endmodule
```

7.SystemTasks &CompilerDirectives

Systemtasksarethe **built-intasks** standardin *Verilog*. Allsystemtasksareprecededwith \$. Someusefulsystemtaskscommonlyusedare:

```
$display("format", v1, v2, ...); // Similar format to printf() in C
\text{write}(\text{"format"}, v1, v2, \ldots); // \text{display appends newline at the end,}
                                      but $write does not.
                                 //
$strobe("format", v1, v2, ...); // $strobe always executes last among
                                      assignment statements of the same
                                  //
                                 //
                                       time. Order for $display among
                                  //
                                       assignment statements of the same
                                 //
                                      time is unknown.
$monitor("format", v1, v2, ...); // Invoke only once, and execute (print)
                                 //
                                      automatically when any of the
                                 //
                                      variables change value.
                     // Enable monitoring from here
$monitoron;
$monitoroff;
                     // Disable monitoring from here
$stop;
                     // Stop the simulation
                     // Terminate and exit the simulation
$finish;
$time;
                     // Return current simulation time in 64-bit integer
$stime;
                     // Return current simulation time in 32-bit integer
```

8. Opera tors

Operator Symbol	Function	Group	Operands	Precedence Rank
!	logicalnegation	Logical	unary	1
~	bitwisenegation	Bitwise	unary	
&	reductionand	Reduction	unary	
	reductionor	Reduction	unary	
^	reductionxor	Reduction	unary	
~&	reductionnand	Reduction	unary	
~	reductionnor	Reduction	unary	
~^	reductionxnor	reduction	unary	
+	unarypositive	arithmetic	unary	
-	unarynegative	arithmetic	unary	
*	multiplication	arithmetic	binary	2
/	division	arithmetic	binary	
%	modulus	arithmetic	binary	
+	addition	arithmetic	binary	3
-	subtraction	arithmetic	binary	
<<	leftshift	shift	binary	4
>>	rightshift	shift	binary	
<	lessthan	relational	binary	5
<=	lessthanorequal	relational	binary	
>	greaterthan	relational	binary	
>=	greaterthanorequal	relational	binary	
==	equality	equality	binary	6
! =	inequality	equality	binary	
===	caseequality	equality	binary	
! ==	caseinequality	equality	binary	
&	bitwiseand	bitwise	binary	7
^	bitwisexor	bitwise	binary	8
^~	bitwisexnor	bitwise	binary	

LastUpdated: 02/07/01 4:24 PM

1	bitwiseor	bitwise	binary	9
&&	logicaland	logical	binary	10
	logicalor	logical	binary	11
?:	conditional		ternary	12
= <=	blockingassignment non-blockingassignment	assignment assignment	binary binary	13
[] [:] {} { {} }	bit-select part-select concatenation replication			

Operators within the same precedence rankare associated **from left to right**

*Verilog*has **specialsyntaxrestriction** onusin gboth **reduction**and **bitwise**operators withinthesameexpression —eventhoughreductionoperatorhashigherprecedence, parenthesesmustbeusedtoavoidconfusionwithalogicaloperator.

```
a & (&b)
a | (|b)
```

Sincebit -select, part -select, concatenation and replication operators use **pairs of delimiters** to specify their operands, there is no notion of operator precedence associated with them.

9.StructuredProcedures

Thereare2structuredprocedurestatements,namely initialand always. Theyareth e basicstatementsforbehavioralmodelingfromwhichotherbehavioralstatementsare declared. They cannotbenested , butmanyofthem can be declared within a module.

- a) initialstatement initialstatementexecutes exactlyonce and becomes inactive uponexhaustion. If there are multiple initial statements, they all start to execute concurrently at time 0.
- b) alwaysstatement alwaysstatement **continuouslyrepeats** itselfthroughoutthesimulation.Ifthereare multiple alwaysstatements,theyall starttoexecuteconcurrentlyattime0. always statementsmaybetriggeredbyeventsusingan **eventrecognizinglist** @().

10.Sequential&ParallelBlocks

Blockstatementsgroup **multiplestatements** together.Blockstatementscanbeeither sequentialorparallel.Blockstatementscanbe **nested**or **named**fordirectaccess,and **disabled**ifnamed.

a) Sequentialblock

Sequentialblocksaredelimitedbythepairofkeywords beginnand end. The statements in sequential blocks are executed in the blocking assignments.

beginnand end. The order they are specified, except non blocking assignments.

b) Parallelblock

Parallelblocksaredelimitedbythepairofkeywords forkand join. The statements in parallelblocks are executed **concurrently**. Hence, the order of the statements in parallel blocks are immaterial.

11.Assignments

a) Continuousassignment

Continuous assignments are always **active**—changes in RHS (right hand side) expression is assigned to is LHS (left hand side) net.

LHSmustbeascalarorvectorof **nets**, and assignment must be performed **outside** procedure statements.

```
assign #delay net = expression;
```

Delaymaybeassociated with the assignment, where new changes in expression is assigned to net after the delay. However, note that such delay is called **inertial delay**, i.e. if the expression changes again within the delay after the 1 st change, only the latest change is assigned to net after the delay from 2 nd change. The 1 st change within the delay is not assigned to net.

b) **Proceduralassignment**

LHSmustbeascalar orvectorof **registers**,andassignmentmustbeperformed **inside** procedurestatements(initialor always). Assignmentisonlyactive(evaluated and loaded) when controlistransferred to it. After that, the value of register remains until it is reassigned by another procedural assignment.

Thereare2typesofproceduralassignments:

• Blockingassignment

Blockingassignmentsareexecutedintheorderspecifiedinthesequentialblock,i.e.a blockingassignmentwaitsforpreviousblockingassignme ntofthesametimeto completebeforeexecuting.

```
register = expression;
```

• Nonblockingassignment

Nonblockingassignmentsareexecutedconcurrentlywithinthesequentialblocks,i.e.a nonblockingassignmentexecuteswithoutwaitingforothernonblo ckingassignmentsof occurringatthesametimetocomplete.

```
register <= expression;
```

Intra-assignmentdelay maybeusedforproceduralassignment.

```
register = #delay expression;
```

Theexpressionisevaluatedimmediately, butthevalue is assigned to egister after the delay. This is equivalent to

```
reg temporary;
temporary = expression;
#delay register = temporary;
```

c) Quasi-continuous(proceduralcontinuous) assignment

The LHS must be ascalar or vector of registers, and assignment must be inside procedure statements.

Similartoproceduralassignment,howeverquasi -continuousassignmentbecomes active and staysactive fromthepointoftheassignmentuntilitis deactivated through deassignment. When active, quasi -continuous assignment overrides any procedural assignment to the register.

Thereis **nodelay** associated with quasi -continuous assignment. Only the activation may be delayed. However, once it is activated, any changes in expression will be assigned to the register **immediately.**

12.TimingControls

a) **Delay-based**

Execution of a statement can be delayed by a fixed -- time period using the #operator.

Intra-assignmentdelay

This evaluates the RHS expression immediately, but delays for a fixed -- time period before assigning to LHS, whic hmust be a register.

b) Event-based

Executionofastatementistriggeredbythechangeofvalueinaregisteroranet. The operatorcapt uressuch changeofvalue within the recognizing list. To allow multiple triggers, use or between each event.

Level-sensitive

The @isedge -sensitive.Toachievelevel -sensitive,useadditional if statementtocheck they alues of each event.

```
always @(signal)
  if ( signal )
    ...
  else
    ...
```

Alternatively, combination of always and wait can be used. But, note that wait is a blocking statement, i.e. wait blocks following statement until the condition is true.

```
always
wait (event) statement; // Execute statement when event is true
```

c) Named-event

Eventis **explicitlytriggered** (with -> operator)and **recognized**(with @operator). Notethatthenamedeventcannotholdanydata.

13. Conditional Statements

The body only allows a single statement. If multiple statements are desired, block statements may be used to enclose multiple statements in place of the body.

a) **If-Then-Else**

```
if ( expr )
   statement;
if ( expr )
```

```
statement;
else
    statement;

if ( expr ) statement;
else if ( expr ) statement;
else if ( expr ) statement;
else statement;

b) Case
    case ( expr )
    value1 : statement;
    value2 : statement;
    value3 : statement;
    ...
    default : statement;
endcase
```

14.LoopStatements

The body only allows a single statement. If multiple statements are desired, block statements may be used to enclose multiple statements in place of the body.

```
a) While
    while ( expr )
        statement;

b) For
    for ( init ; expr ; step )
```

statement;

c) Repeat

Iterations are based on a constant instead of conditional expression.

d) Forever

References:

- [1] "Verilog-XLReferenceManualver2.2."OpenBook,CadenceDesignSystems,1995.
- [2] SamirPalnitkar."VerilogHDL:AGuidetoDigitalDesignandSynthesis."SunSoftPress, 1996.
- [3] DonaldThomas,PhilMoorby."TheVerilogHardwareDescriptionLanguage,2nded." KluwerAcademicPublishers,1994.
- [4] EliSternheim, Rajvir Singh, Rajeev Madhavan, Yatin Trivedi. "Digital Designand Synthesis with Verilog HDL." Automata Publishing Company, 1993.