
ZED Board		
Digilent www.zedboard.org		
Cover Sheet	1	
FMC, AMS Connectors	2	
PMODS, General I/O	3	
Audio Codec	4	
HDMI, VGA	5	
Ethernet, OLED, SD Card	6	
USB, UART	7	
FPGA Configuration	8	
FPGA Banks	9	
DDR, MIO Banks	10	
FPGA Power	11	
USB Programming	12	
DDR3 Memory	13	
DDR Termination	14	
Power Regulation	15	
Power Regulation	16	
Power Regulation	17	





## Revision F Changes

# 8 July 2020

- Re-routed PS-POR-B trace, which was causing cable plug events resulting in board reset, if the devices were at different ground potential.
- Re-named MODE nets so that their indices match Xilinx Zynq-7000 documentation Re-name VCFG nets to VMODE to match Xilinx Zynq-7000 documentation
- Added series termination resistors to buffered FMC JTAG lines.
- Reordered decoupling cap placement where not the lowest values were closest to the SoC
- Increase VCC1V0 nominal voltage by 19mV to allow for power distribution plane drop in high-current applications
- Changed L2, L4, L6 part numbers due to end-of-life.

# Revision E Changes

# 16 Jan 2019

- Replaced micro USB receptacles with four-legged through-hole variant for greater mechanical stability
- Fixed IC1B floating OE# pin
- Interchanged VCC1V0 and VCC1V5 on power supply channels to allow for larger current on VCC1V0: <4A
- Ferrite bead FB13 was replaced by 0-ohm shunt.

#### Revision D Changes

## 29 Jan 2013

- Sheet 6: Replaced RJ-45 connector 1840808-7 (obsolete) with replacement 1840750-7
- Sheet 6: Added 50ohm series termination resistor to SD Clock signal
- Sheet 7: Modified C89 to 150uF to match USB requirements
- Sheet 7: Modified R150 connection to directly connect to pin 1 on J14
- Sheet 13: Modified DDR3 symbols to include missing pins
- Sheet 13: Modified CKE0 termination to connect to VTT rail
- Sheet 17: Added connectors to power heatsink fan

### 26 Feb 2013

- Sheet 4: Modified R87 to 10K to match datasheet recommendation
- Sheet 5: Modified R108 to show "No Load" status
- Sheet 16: Corrected typo

# 1 Mar 2013

- Sheet 1: Corrected typo
- Sheet 6: Removed R293 and note on termination placement, and added it to R293 circuit to sheet 10
- Sheet 13: Modified IC25, IC26 part number to MT41K128M16JT-125:K to match loaded part

## Copyright 2020, Digilent, Inc. All Rights Reserved.

1

This material may not be reproduced, distributed, republished, displayed, posted, transmitted or copied in any form or by any means without the prior written permission of Digilent, Inc. DIGILENT and the Digilent logo are registered trademarks of Digilent, Inc. All trademarks and trade names are the properties of their respective owners and Digilent, Inc. disclaims any proprietary interest or right in trademarks, service marks and trade names other than its own. Digilent is not responsible for typographical or other errors or omissions or for direct, incidental or consequential damages related to this material or resulting from its use. Digilent makes no warranty or representation respecting this material, which is provided on an "AS IS" basis. DIGILENT HEREBY DISCLAIMS ALL WARRANTIES OR LIABILITY OF ANY KIND WITH RESPECT THERETO, INCLUDING, WITHOUT LIMITATION, REPRESENTATIONS REGARDING ACCURACY AND COMPLETENESS, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, SUITABILITY OR FITNESS FOR A PARTICULAR PURPOSE, TITLE AND/OR NON-INFRINGEMENT. This material is not designed, intended or authorized for use in medical, life support, life sustaining or nuclear applications or applications in which the failure of the product could result in personal injury, death or property damage. Any party using or selling products for use in any such applications do so at their sole risk and agree that Digilent is not liable, in whole or in part, for any claim or damage arising from such use, and agree to fully indemnify, defend and hold harmless Digilent from and against any and all claims, damages, loss, cost, expense or liability arising out of or in connection with the use or performance of products in such applications.

ZED		F.1
Circuit Title Page	_	
Doc# 500-248		®
Engineer EG	/ DIGILE	
Author GMA		
Date 10/20/2020		
Sheet# 1 out of 17	Copyright 2020	
	4	

2

3

