

HW-Z1-ZCU102 Evaluation Board

(XCZU9EG-FFVB1156)

DISCLAIMER:


XILINX IS DISCLOSING THIS USER GUIDE, MANUAL, RELEASE NOTE, SCHEMATIC, AND/OR SPECIFICATION (THE "DOCUMENTATION") TO YOU SOLELY FOR USE IN THE DEVELOPMENT OF DESIGNS TO OPERATE WITH XILINX HARDWARE DEVICES. YOU MAY NOT REPRODUCE, DISTRIBUTE, REPUBLISH, DOWNLOAD, DISPLAY, POST, OR TRANSMIT THE DOCUMENTATION IN ANY FORM OR BY ANY MEANS INCLUDING, BUT NOT LIMITED TO, ELECTRONIC, MECHANICAL, PHOTOCOPYING, RECORDING, OR OTHERWISE, WITHOUT THE PRIOR WRITTEN CONSENT OF XILINX. XILINX EXPRESSLY DISCLAIMS ANY LIABILITY ARISING OUT OF YOUR USE OF THE DOCUMENTATION. XILINX RESERVES THE RIGHT, AT ITS SOLE DISCRETION, TO CHANGE THE DOCUMENTATION WITHOUT NOTICE AT ANY TIME. XILINX ASSUMES NO OBLIGATION TO CORRECT ANY ERRORS CONTAINED IN THE DOCUMENTATION, OR TO ADVISE YOU OF ANY CORRECTIONS OR UPDATES. XILINX EXPRESSLY DISCLAIMS ANY LIABILITY IN CONNECTION WITH TECHNICAL SUPPORT OR ASSISTANCE THAT MAY BE PROVIDED TO YOU IN CONNECTION WITH THE DOCUMENTATION.


THE DOCUMENTATION IS DISCLOSED TO YOU "AS-IS" WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION.






THE XILINX HARDWARE, FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE XILINX DATA SHEET.

ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

	
TITLE: Title Page SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
DATE: 09/20/2016:10:26	ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179
SHEET SIZE: B	VER: 1.0 REV: 01
SHEET 1 OF 87	DRAWN BY: BF





TITLE: Zynq Bank 0
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26

VER:	1.0
------	-----

SHEET SIZE: B

REV:	01
------	----

SHEET 3 OF 87

DRAWN BY: BF

SOC_DA7_FFVB1156_IRONWOOD

BANK 44
XCZU9FFVB1156


VCC3V3

AF14
AJ13

VCCO_44_AF14
VCCO_44_AJ13

IO_L12N_AD0N_44 AE14
IO_L12P_AD0P_44 AE15
IO_L11N_AD1N_44 AG15
IO_L11P_AD1P_44 AF15
IO_L10N_AD2N_44 AG13
IO_L10P_AD2P_44 AG14
IO_L9N_AD3N_44 AF13
IO_L9P_AD3P_44 AE13
IO_L8N_HDGC_AD4N_44 AJ14
IO_L8P_HDGC_AD4P_44 AJ15
IO_L7N_HDGC_AD5N_44 AH13
IO_L7P_HDGC_AD5P_44 AH14
IO_L6N_HDGC_AD6N_44 AL12
IO_L6P_HDGC_AD6P_44 AK13
IO_L5N_HDGC_AD7N_44 AK14
IO_L5P_HDGC_AD7P_44 AK15
IO_L4N_AD8N_44 AM13
IO_L4P_AD8P_44 AL13
IO_L3N_AD9N_44 AP12
IO_L3P_AD9P_44 AN12
IO_L2N_AD10N_44 AN13
IO_L2P_AD10P_44 AM14
IO_L1N_AD11N_44 AP14
IO_L1P_AD11P_44 AN14

AE14 GPIO SW E
AE15 GPIO SW S
AG15 GPIO SW N
AF15 GPIO SW W
AG13 GPIO SW C
AG14 GPIO LED 0
AF13 GPIO LED 1
AE13 GPIO LED 2
AJ14 GPIO LED 3
AJ15 GPIO LED 4
AH13 GPIO LED 5
AH14 GPIO LED 6
AL12 GPIO LED 7
AK13 GPIO DIP SW7
AK14 CLK 74 25 N
AK15 CLK 74 25 P
AM13 CPU RESET
AL13 GPIO DIP SW6
AP12 GPIO DIP SW5
AN12 GPIO DIP SW4
AN13 GPIO DIP SW3
AM14 GPIO DIP SW2
AP14 GPIO DIP SW1
AN14 GPIO DIP SW0



U1

SOC_1156_1MM_IRON

Zynq Banks 44



TITLE: Zynq Banks 44
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0
ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 4 OF 87	DRAWN BY: BF

SOC_DA7_FFVB1156_IRONWOOD

BANK 47
XCZU9FFVB1156

IO_L12N_AD0N_47_A20
IO_L12P_AD0P_47_B20
IO_L11N_AD1N_47_A22
IO_L11P_AD1P_47_A21
IO_L10N_AD2N_47_B21
IO_L10P_AD2P_47_C21
IO_L9N_AD3N_47_C22
IO_L9P_AD3P_47_D21
IO_L8N_HDGC_AD4N_47_D20
IO_L8P_HDGC_AD4P_47_E20
IO_L7N_HDGC_AD5N_47_D22
IO_L7P_HDGC_AD5P_47_E22
IO_L6N_HDGC_AD6N_47_F20
IO_L6P_HDGC_AD6P_47_G20
IO_L5N_HDGC_AD7N_47_F21
IO_L5P_HDGC_AD7P_47_G21
IO_L4N_AD8N_47_J20
IO_L4P_AD8P_47_J19
IO_L3N_AD9N_47_H21
IO_L3P_AD9P_47_J21
IO_L2N_AD10N_47_K19
IO_L2P_AD10P_47_L19
IO_L1N_AD11N_47_K20
IO_L1P_AD11P_47_L20


A20 PMOD0_0
B20 PMOD0_1
A22 PMOD0_2
A21 PMOD0_3
B21 PMOD0_4
C21 PMOD0_5
C22 PMOD0_6
D21 PMOD0_7
D20 PMOD1_0
E20 PMOD1_1
D22 PMOD1_2
E22 PMOD1_3
F20 PMOD1_4
G20 PMOD1_5
F21 CLK_125_N
G21 CLK_125_P
J20 PMOD1_6
J19 PMOD1_7
H21 TRACEDATA2
J21 TRACEDATA1
K19 TRACECTL
L19 TRACEDATA0
K20 PL_I2C1_SCL_LS
L20 PL_I2C1_SDA_LS

VCC3V3

E21 VCCO_47_E21
H20 VCCO_47_H20

U1

SOC_1156_1MM_IRON



SOC_DA7_FFVB1156_IRONWOOD

BANK 48
XCZU9FFVB1156

IO_L12N_AD8N_48_A18
IO_L12P_AD8P_48_A17
IO_L11N_AD9N_48_C19
IO_L11P_AD9P_48_C18
IO_L10N_AD10N_48_B19
IO_L10P_AD10P_48_B18
IO_L9N_AD11N_48_C17
IO_L9P_AD11P_48_D17
IO_L8N_HDGC_48_E18
IO_L8P_HDGC_48_E17
IO_L7N_HDGC_48_D19
IO_L7P_HDGC_48_E19
IO_L6N_HDGC_48_F18
IO_L6P_HDGC_48_F17
IO_L5N_HDGC_48_G19
IO_L5P_HDGC_48_G18
IO_L4N_AD12N_48_K17
IO_L4P_AD12P_48_L17
IO_L3N_AD13N_48_K18
IO_L3P_AD13P_48_L18
IO_L2N_AD14N_48_H17
IO_L2P_AD14P_48_J17
IO_L1N_AD15N_48_H19
IO_L1P_AD15P_48_H18

A18 TRACEDBGRO
A17 TRACESRST_B
C19 TRACETDO
C18 TRACERTCK
B19 TRACETCK
B18 TRACETMS
C17 TRACETDI
D17 TRACETRST_B
E18 TRACEDATA15
E17 TRACEDATA14
D19 TRACEDATA13
E19 TRACEDATA12
F18 TRACEDATA11
F17 TRACEDATA10
G19 TRACEDATA9
G18 TRACEDATA8
K17 TRACECLKA
L17 TRACEDBGACK
K18 TRACEEXTTRIG
L18 TRACEDATA7
H17 TRACEDATA6
J17 TRACEDATA5
H19 TRACEDATA4
H18 TRACEDATA3

VCC3V3

G17 VCCO_48_G17
J18 VCCO_48_J18

U1

SOC_1156_1MM_IRON

Zynq Banks 47 48



TITLE: Zynq Banks 47 48
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0
ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 5 OF 87	DRAWN BY: BF

SOC_DA7_FFVB1156_IRONWOOD

BANK 49
XCZU9FFVB1156

IO_L12N_AD8N_49_E13
IO_L12P_AD8P_49_F13
IO_L11N_AD9N_49_D12
IO_L11P_AD9P_49_E12
IO_L10N_AD10N_49_B12
IO_L10P_AD10P_49_C12
IO_L9N_AD11N_49_A12
IO_L9P_AD11P_49_A13
IO_L8N_HDGC_49_B13
IO_L8P_HDGC_49_C13
IO_L7N_HDGC_49_B14
IO_L7P_HDGC_49_C14
IO_L6N_HDGC_49_D14
IO_L6P_HDGC_49_E14
IO_L5N_HDGC_49_D15
IO_L5P_HDGC_49_E15
IO_L4N_AD12N_49_A15
IO_L4P_AD12P_49_B15
IO_L3N_AD13N_49_A16
IO_L3P_AD13P_49_B16
IO_L2N_AD14N_49_C16
IO_L2P_AD14P_49_D16
IO_L1N_AD15N_49_F15
IO_L1P_AD15P_49_F16

E13
F13
D12
E12
B12
C12
A12
A13
B13
C13
B14
C14
D14
E14
D15
E15
A15
B15
A16
B16
C16
D16
F15
F16

UART2_TXD_O_FPGA_RXD
UART2_RXD_I_FPGA_TXD
UART2_RTS_O_B
UART2_CTS_I_B
MSP430_UCAL_TXD
MSP430_UCAL_RXD
SFP0_TX_DISABLE
SFP1_TX_DISABLE
SFP2_TX_DISABLE
SFP3_TX_DISABLE
SYSMON_SDA
SYSMON_SCL
HDMI_RX_PWR_DET
HDMI_RX_HPD
HDMI_RX_CEC_SINK
HDMI_RX_SNK_SCL
HDMI_RX_SNK_SDA
HDMI_TX_EN
HDMI_TX_CEC
HDMI_TX_HPD
HDMI_TX_SRC_SCL
HDMI_TX_SRC_SDA
HDMI_CTL_SCL
HDMI_CTL_SDA

SOC_DA7_FFVB1156_IRONWOOD

BANK 50
XCZU9FFVB1156

IO_L12N_AD8N_50_J15
IO_L12P_AD8P_50_J16
IO_L11N_AD9N_50_G16
IO_L11P_AD9P_50_H16
IO_L10N_AD10N_50_H14
IO_L10P_AD10P_50_J14
IO_L9N_AD11N_50_G14
IO_L9P_AD11P_50_G15
IO_L8N_HDGC_50_G13
IO_L8P_HDGC_50_H13
IO_L7N_HDGC_50_H12
IO_L7P_HDGC_50_J12
IO_L6N_HDGC_50_F11
IO_L6P_HDGC_50_F12
IO_L5N_HDGC_50_G11
IO_L5P_HDGC_50_H11
IO_L4N_AD12N_50_D10
IO_L4P_AD12P_50_D11
IO_L3N_AD13N_50_E10
IO_L3P_AD13P_50_F10
IO_L2N_AD14N_50_G10
IO_L2P_AD14P_50_H10
IO_L1N_AD15N_50_J10
IO_L1P_AD15P_50_J11

J15
J16
G16
H16
H14
J14
G14
G15
G13
H13
H12
J12
F11
F12
G11
H11
D10
D11
E10
F10
G10
H10
J10
J11

L12N_AD8N_50_N
L12P_AD8P_50_P
L11N_AD9N_50_N
L11P_AD9P_50_P
L10N_AD10N_50_N
L10P_AD10P_50_P
L9N_AD11N_50_N
L9P_AD11P_50_P
L8N_HDGC_50_N
L8P_HDGC_50_P
HDMI_SI5324_LOL
HDMI_SI5324_RST
HDMI_SI5324_INT_ALM
NC
NC
NC
NC
MSP430_GPIO_PL_0
MSP430_GPIO_PL_1
MSP430_GPIO_PL_2
MSP430_GPIO_PL_3
SFP_SI5328_INT_ALM
PL_I2C0_SCL_LS
PL_I2C0_SDA_LS

Zynq Banks 49 50



TITLE: Zynq Banks 49 50
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 6 OF 87	DRAWN BY: BF


Layout: Place resistor and capacitor for VREF

Underneath the FPGA via array
right next to the via


SOC_DA7_FFVB1156_IRONWOOD

BANK 64
XCZU9FFVB1156

IO_T3U_N12_64_AP1	AP1	DDR4_PAR
IO_L24N_T3U_N11_64_AK2	AK2	DDR4_DQ8
IO_L24P_T3U_N10_64_AK3	AK3	DDR4_DQ9
IO_L23N_T3U_N9_64_AL1	AL1	DDR4_DQ10
IO_L23P_T3U_N8_64_AK1	AK1	DDR4_DQ11
IO_L22N_T3U_N7_DBC_AD0N_64_AL2	AL2	DDR4_DQS1_C
IO_L22P_T3U_N6_DBC_AD0P_64_AL3	AL3	DDR4_DQS1_T
IO_L21N_T3L_N5_AD8N_64_AN1	AN1	DDR4_DQ12
IO_L21P_T3L_N4_AD8P_64_AM1	AM1	DDR4_DQ13
IO_L20N_T3L_N3_AD1N_64_AP3	AP3	DDR4_DQ14
IO_L20P_T3L_N2_AD1P_64_AN3	AN3	DDR4_DQ15
IO_L19N_T3L_N1_DBC_AD9N_64_AP2	AP2	DDR4_CS_B
IO_L19P_T3L_N0_DBC_AD9P_64_AN2	AN2	DDR4_DM1
IO_T2U_N12_64_AM3	AM3	DDR4_CKE
IO_L18N_T2U_N11_AD2N_64_AK4	AK4	DDR4_DQ0
IO_L18P_T2U_N10_AD2P_64_AK5	AK5	DDR4_DQ1
IO_L17N_T2U_N9_AD10N_64_AN4	AN4	DDR4_DQ2
IO_L17P_T2U_N8_AD10P_64_AM4	AM4	DDR4_DQ3
IO_L16N_T2U_N7_QBC_AD3N_64_AP6	AP6	DDR4_DQS0_C
IO_L16P_T2U_N6_QBC_AD3P_64_AN6	AN6	DDR4_DQS0_T
IO_L15N_T2L_N5_AD11N_64_AP4	AP4	DDR4_DQ4
IO_L15P_T2L_N4_AD11P_64_AP5	AP5	DDR4_DQ5
IO_L14N_T2L_N3_GC_64_AM5	AM5	DDR4_DQ6
IO_L14P_T2L_N2_GC_64_AM6	AM6	DDR4_DQ7
IO_L13N_T2L_N1_GC_QBC_64_AL5	AL5	DDR4_A15_CAS_B
IO_L13P_T2L_N0_GC_QBC_64_AL6	AL6	DDR4_DM0
IO_T1U_N12_64_AJ7	AJ7	DDR4_A14_WE_B
IO_L12N_T1U_N11_GC_64_AL7	AL7	USER_SI570_N
IO_L12P_T1U_N10_GC_64_AL8	AL8	USER_SI570_P
IO_L11N_T1U_N9_GC_64_AK7	AK7	DDR4_BG0
IO_L11P_T1U_N8_GC_64_AK8	AK8	DDR4_ACT_B
IO_L10N_T1U_N7_QBC_AD4N_64_AP7	AP7	DDR4_CK_C
IO_L10P_T1U_N6_QBC_AD4P_64_AN7	AN7	DDR4_CK_T
IO_L9N_T1L_N5_AD12N_64_AK9	AK9	DDR4_ODT
IO_L9P_T1L_N4_AD12P_64_AJ9	AJ9	DDR4_A16_RAS_B
IO_L8N_T1L_N3_AD5N_64_AM8	AM8	DDR4_A0
IO_L8P_T1L_N2_AD5P_64_AM9	AM9	DDR4_A1
IO_L7N_T1L_N1_QBC_AD13N_64_AP8	AP8	DDR4_A2
IO_L7P_T1L_N0_QBC_AD13P_64_AN8	AN8	DDR4_A3
IO_T0U_N12_VRP_64_AN11	AN11	VRP_64
IO_L6N_T0U_N11_AD6N_64_AK10	AK10	DDR4_A4
IO_L6P_T0U_N10_AD6P_64_AJ10	AJ10	DDR4_A5
IO_L5N_T0U_N9_AD14N_64_AP9	AP9	DDR4_A6
IO_L5P_T0U_N8_AD14P_64_AN9	AN9	DDR4_A7
IO_L4N_T0U_N7_DBC_AD7N_64_AP10	AP10	DDR4_A8
IO_L4P_T0U_N6_DBC_AD7P_64_AP11	AP11	DDR4_A9
IO_L3N_T0L_N5_AD15N_64_AM10	AM10	DDR4_A10
IO_L3P_T0L_N4_AD15P_64_AL10	AL10	DDR4_A11
IO_L2N_T0L_N3_64_AM11	AM11	DDR4_A12
IO_L2P_T0L_N2_64_AL11	AL11	DDR4_A13
IO_L1N_T0L_N1_DBC_64_AK12	AK12	DDR4_BA0
IO_L1P_T0L_N0_DBC_64_AJ12	AJ12	DDR4_BA1
VRP_64_AJ11	AJ11	



U1 SOC_1156_1MM_IRON




SOC_DA7_FFVB1156_IRONWOOD


BANK 65
XCZU9FFVB1156

IO_T3U_N12_65_AG1	AG1	IO_T2U_N12_65_AD5	AD5
IO_L24N_T3U_N11_PERSTN0_65_AE1	AE1	IO_L18N_T2U_N11_AD2N_65_AE4	AE4
IO_L24P_T3U_N10_PERSTN1_I2C_SDA_65_AE2	AE2	IO_L18P_T2U_N10_AD2P_65_AD4	AD4
IO_L23N_T3U_N9_65_AD1	AD1	IO_L17N_T2U_N9_AD10N_65_AF3	AF3
IO_L23P_T3U_N8_I2C_SCLK_65_AD2	AD2	IO_L17P_T2U_N8_AD10P_65_AE3	AE3
IO_L22N_T3U_N7_DBC_AD0N_65_AJ1	AJ1	IO_L16N_T2U_N7_QBC_AD3N_65_AJ5	AJ5
IO_L22P_T3U_N6_DBC_AD0P_65_AH1	AH1	IO_L16P_T2U_N6_QBC_AD3P_65_AJ6	AJ6
IO_L21N_T3L_N5_AD8N_65_AF1	AF1	IO_L15N_T2L_N5_AD11N_65_AJ4	AJ4
IO_L21P_T3L_N4_AD8P_65_AF2	AF2	IO_L15P_T2L_N4_AD11P_65_AH4	AH4
IO_L20N_T3L_N3_AD1N_65_AH3	AH3	IO_L14N_T2L_N3_GC_65_AG4	AG4
IO_L20P_T3L_N2_AD1P_65_AG3	AG3	IO_L14P_T2L_N2_GC_65_AG5	AG5
IO_L19N_T3L_N1_DBC_AD9N_65_AJ2	AJ2	IO_L13N_T2L_N1_GC_QBC_65_AF5	AF5
IO_L19P_T3L_N0_DBC_AD9P_65_AH2	AH2	IO_L13P_T2L_N0_GC_QBC_65_AE5	AE5
IO_T2U_N12_65_AD5	AD5	IO_T1U_N12_65_AH9	AH9
IO_L18N_T2U_N11_AD2N_65_AE4	AE4	IO_L12N_T1U_N11_GC_65_AF7	AF7
IO_L18P_T2U_N10_AD2P_65_AD4	AD4	IO_L12P_T1U_N10_GC_65_AE7	AE7
IO_L17N_T2U_N9_AD10N_65_AF3	AF3	IO_L11N_T1U_N9_GC_65_AG6	AG6
IO_L17P_T2U_N8_AD10P_65_AE3	AE3	IO_L11P_T1U_N8_GC_65_AF6	AF6
IO_L16N_T2U_N7_QBC_AD3N_65_AJ5	AJ5	IO_L10N_T1U_N7_QBC_AD4N_65_AF8	AF8
IO_L16P_T2U_N6_QBC_AD3P_65_AJ6	AJ6	IO_L10P_T1U_N6_QBC_AD4P_65_AE8	AE8
IO_L15N_T2L_N5_AD11N_65_AJ4	AJ4	IO_L9N_T1L_N5_AD12N_65_AD6	AD6
IO_L15P_T2L_N4_AD11P_65_AH4	AH4	IO_L9P_T1L_N4_AD12P_65_AD7	AD7
IO_L14N_T2L_N3_GC_65_AG4	AG4	IO_L8N_T1L_N3_AD5N_65_AH8	AH8
IO_L14P_T2L_N2_GC_65_AG5	AG5	IO_L8P_T1L_N2_AD5P_65_AG8	AG8
IO_L13N_T2L_N1_GC_QBC_65_AF5	AF5	IO_L7N_T1L_N1_QBC_AD13N_65_AH6	AH6
IO_L13P_T2L_N0_GC_QBC_65_AE5	AE5	IO_L7P_T1L_N0_QBC_AD13P_65_AH7	AH7
IO_T1U_N12_65_AH9	AH9	IO_T0U_N12_VRP_65_AD9	AD9
IO_L12N_T1U_N11_GC_65_AF7	AF7	IO_L6N_T0U_N11_AD6N_65_AE9	AE9
IO_L12P_T1U_N10_GC_65_AE7	AE7	IO_L6P_T0U_N10_AD6P_65_AD10	AD10
IO_L11N_T1U_N9_GC_65_AG6	AG6	IO_L5N_T0U_N9_AD14N_65_AG9	AG9
IO_L11P_T1U_N8_GC_65_AF6	AF6	IO_L5P_T0U_N8_AD14P_65_AG10	AG10
IO_L10N_T1U_N7_QBC_AD4N_65_AF8	AF8	IO_L4N_T0U_N7_DBC_AD7N_65_AG11	AG11
IO_L10P_T1U_N6_QBC_AD4P_65_AE8	AE8	IO_L4P_T0U_N6_DBC_AD7P_SMBALERT_65_AF11	AF11
IO_L9N_T1L_N5_AD12N_65_AD6	AD6	IO_L3N_T0L_N5_AD15N_65_AF12	AF12
IO_L9P_T1L_N4_AD12P_65_AD7	AD7	IO_L3P_T0L_N4_AD15P_65_AE12	AE12
IO_L8N_T1L_N3_AD5N_65_AH8	AH8	IO_L2N_T0L_N3_65_AH11	AH11
IO_L8P_T1L_N2_AD5P_65_AG8	AG8	IO_L2P_T0L_N2_65_AH12	AH12
IO_L7N_T1L_N1_QBC_AD13N_65_AH6	AH6	IO_L1N_T0L_N1_DBC_65_AF10	AF10
IO_L7P_T1L_N0_QBC_AD13P_65_AH7	AH7	IO_L1P_T0L_N0_DBC_65_AE10	AE10
IO_T0U_N12_VRP_65_AD9	AD9	VRP_65_AD11	AD11
IO_L6N_T0U_N11_AD6N_65_AE9	AE9		
IO_L6P_T0U_N10_AD6P_65_AD10	AD10		
IO_L5N_T0U_N9_AD14N_65_AG9	AG9		
IO_L5P_T0U_N8_AD14P_65_AG10	AG10		
IO_L4N_T0U_N7_DBC_AD7N_65_AG11	AG11		
IO_L4P_T0U_N6_DBC_AD7P_SMBALERT_65_AF11	AF11		
IO_L3N_T0L_N5_AD15N_65_AF12	AF12		
IO_L3P_T0L_N4_AD15P_65_AE12	AE12		
IO_L2N_T0L_N3_65_AH11	AH11		
IO_L2P_T0L_N2_65_AH12	AH12		
IO_L1N_T0L_N1_DBC_65_AF10	AF10		
IO_L1P_T0L_N0_DBC_65_AE10	AE10		
VRP_65_AD11	AD11		

U1 SOC_1156_1MM_IRON



FMC_HPC1_VREF_A_M2C



AG1	NC	FMC_HPC1_LA09_N
AE1		FMC_HPC1_LA09_P
AE2		FMC_HPC1_LA02_N
AD1		FMC_HPC1_LA02_P
AD2		FMC_HPC1_LA03_N
AJ1		FMC_HPC1_LA03_P
AH1		FMC_HPC1_LA04_N
AF1		FMC_HPC1_LA04_P
AF2		FMC_HPC1_LA05_N
AH3		FMC_HPC1_LA05_P
AG3		FMC_HPC1_LA06_N
AJ2		FMC_HPC1_LA06_P
AH2		FMC_HPC1_LA07_N
AD5	NC	FMC_HPC1_LA07_P
AE4		FMC_HPC1_LA08_N
AD4		FMC_HPC1_LA08_P
AF3		FMC_HPC1_LA01_CC_N
AE3		FMC_HPC1_LA01_CC_P
AJ5		FMC_HPC1_LA10_N
AJ6		FMC_HPC1_LA10_P
AJ4		HDMI_REC_CLOCK_C_N
AH4		HDMI_REC_CLOCK_C_P
AG4		FMC_HPC1_LA00_CC_N
AG5		FMC_HPC1_LA00_CC_P
AF5		DDR4_RESET_B_LS
AE5		FMC_HPC1_CLK0_M2C_N
AH9		FMC_HPC1_CLK0_M2C_P
AF7		HDMI_TX_LVDS_OUT_N
AE7		HDMI_TX_LVDS_OUT_P
AG6		FMC_HPC1_LA11_N
AF6		FMC_HPC1_LA11_P
AF8		FMC_HPC1_LA12_N
AE8		FMC_HPC1_LA12_P
AD6		FMC_HPC1_LA13_N
AD7		FMC_HPC1_LA13_P
AH8		FMC_HPC1_LA14_N
AG8		FMC_HPC1_LA14_P
AH6		VRP_65
AH7		FMC_HPC1_LA15_N
AD9		FMC_HPC1_LA15_P
AE9		FMC_HPC1_LA16_N
AD10		FMC_HPC1_LA16_P
AG9		FMC_HPC1_LA22_N
AG10		FMC_HPC1_LA22_P
AG11		FMC_HPC1_LA23_N
AF11		FMC_HPC1_LA23_P
AF12		FMC_HPC1_LA24_N
AE12		FMC_HPC1_LA24_P
AH11		FMC_HPC1_LA25_N
AH12		FMC_HPC1_LA25_P
AF10		
AE10		
AD11		

Zynq Banks 64 65



TITLE: Zynq Banks 64 65
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 7 OF 87	DRAWN BY: BF

SOC_DA7_FFVB1156_IRONWOOD

BANK 66
XCZU9FFVB1156


IO_T3U_N12_66_AB1	AB1	NC	×
IO_L24N_T3U_N11_66_W1	W1		
IO_L24P_T3U_N10_66_W2	W2		
IO_L23N_T3U_N9_66_V1	V1		
IO_L23P_T3U_N8_66_V2	V2		
IO_L22N_T3U_N7_DBC_AD0N_66_Y1	Y1		
IO_L22P_T3U_N6_DBC_AD0P_66_Y2	Y2		
IO_L21N_T3L_N5_AD8N_66_AA1	AA1		
IO_L21P_T3L_N4_AD8P_66_AA2	AA2		
IO_L20N_T3L_N3_AD1N_66_AC3	AC3		
IO_L20P_T3L_N2_AD1P_66_AB3	AB3		
IO_L19N_T3L_N1_DBC_AD9N_66_AC1	AC1		
IO_L19P_T3L_N0_DBC_AD9P_66_AC2	AC2		
IO_T2U_N12_66_AA3	AA3	NC	×
IO_L18N_T2U_N11_AD2N_66_U4	U4		
IO_L18P_T2U_N10_AD2P_66_U5	U5		
IO_L17N_T2U_N9_AD10N_66_V3	V3		
IO_L17P_T2U_N8_AD10P_66_V4	V4		
IO_L16N_T2U_N7_QBC_AD3N_66_AC4	AC4		
IO_L16P_T2U_N6_QBC_AD3P_66_AB4	AB4		
IO_L15N_T2L_N5_AD11N_66_W4	W4		
IO_L15P_T2L_N4_AD11P_66_W5	W5		
IO_L14N_T2L_N3_GC_66_AA5	AA5		
IO_L14P_T2L_N2_GC_66_Y5	Y5		
IO_L13N_T2L_N1_GC_QBC_66_Y3	Y3		
IO_L13P_T2L_N0_GC_QBC_66_Y4	Y4		
IO_T1U_N12_66_AA8	AA8	NC	×
IO_L12N_T1U_N11_GC_66_AA6	AA6		
IO_L12P_T1U_N10_GC_66_AA7	AA7		
IO_L11N_T1U_N9_GC_66_Y7	Y7		
IO_L11P_T1U_N8_GC_66_Y8	Y8		
IO_L10N_T1U_N7_QBC_AD4N_66_AB5	AB5		
IO_L10P_T1U_N6_QBC_AD4P_66_AB6	AB6		
IO_L9N_T1L_N5_AD12N_66_W6	W6		
IO_L9P_T1L_N4_AD12P_66_W7	W7		
IO_L8N_T1L_N3_AD5N_66_AC8	AC8		
IO_L8P_T1L_N2_AD5P_66_AB8	AB8		
IO_L7N_T1L_N1_QBC_AD13N_66_AC6	AC6		
IO_L7P_T1L_N0_QBC_AD13P_66_AC7	AC7		
IO_T0U_N12_VRP_66_W9	W9	NC	×
IO_L6N_T0U_N11_AD6N_66_Y9	Y9		
IO_L6P_T0U_N10_AD6P_66_Y10	Y10		
IO_L5N_T0U_N9_AD14N_66_AA12	AA12		
IO_L5P_T0U_N8_AD14P_66_Y12	Y12		
IO_L4N_T0U_N7_DBC_AD7N_66_AC9	AC9	NC	×
IO_L4P_T0U_N6_DBC_AD7P_66_AB9	AB9	NC	×
IO_L3N_T0L_N5_AD15N_66_AA10	AA10		
IO_L3P_T0L_N4_AD15P_66_AA11	AA11		
IO_L2N_T0L_N3_66_AB10	AB10		
IO_L2P_T0L_N2_66_AB11	AB11		
IO_L1N_T0L_N1_DBC_66_AC11	AC11		
IO_L1P_T0L_N0_DBC_66_AC12	AC12		
VREF_66_AD12	AD12		

VADJ_FMC

AA9	VCCO_66_AA9
W8	VCCO_66_W8
Y11	VCCO_66_Y11

U1

SOC_1156_1MM_IRON



SOC_DA7_FFVB1156_IRONWOOD

BANK 67
XCZU9FFVB1156


IO_T3U_N12_67_K14	K14	NC	×
IO_L24N_T3U_N11_67_K15	K15		
IO_L24P_T3U_N10_67_L15	L15		
IO_L23N_T3U_N9_67_K13	K13		
IO_L23P_T3U_N8_67_L13	L13		
IO_L22N_T3U_N7_DBC_AD0N_67_M13	M13		
IO_L22P_T3U_N6_DBC_AD0P_67_N13	N13		
IO_L21N_T3L_N5_AD8N_67_N12	N12		
IO_L21P_T3L_N4_AD8P_67_P12	P12		
IO_L20N_T3L_N3_AD1N_67_M14	M14		
IO_L20P_T3L_N2_AD1P_67_M15	M15		
IO_L19N_T3L_N1_DBC_AD9N_67_K16	K16		
IO_L19P_T3L_N0_DBC_AD9P_67_L16	L16		
IO_T2U_N12_67_K10	K10	NC	×
IO_L18N_T2U_N11_AD2N_67_K12	K12		
IO_L18P_T2U_N10_AD2P_67_L12	L12		
IO_L17N_T2U_N9_AD10N_67_L11	L11		
IO_L17P_T2U_N8_AD10P_67_M11	M11		
IO_L16N_T2U_N7_QBC_AD3N_67_N8	N8		
IO_L16P_T2U_N6_QBC_AD3P_67_N9	N9		
IO_L15N_T2L_N5_AD11N_67_L10	L10		
IO_L15P_T2L_N4_AD11P_67_M10	M10		
IO_L14N_T2L_N3_GC_67_P9	P9		
IO_L14P_T2L_N2_GC_67_P10	P10		
IO_L13N_T2L_N1_GC_QBC_67_N11	N11		
IO_L13P_T2L_N0_GC_QBC_67_P11	P11		
IO_T1U_N12_67_V9	V9	NC	×
IO_L12N_T1U_N11_GC_67_R8	R8		
IO_L12P_T1U_N10_GC_67_T8	T8		
IO_L11N_T1U_N9_GC_67_R9	R9		
IO_L11P_T1U_N8_GC_67_R10	R10		
IO_L10N_T1U_N7_QBC_AD4N_67_T6	T6		
IO_L10P_T1U_N6_QBC_AD4P_67_T7	T7		
IO_L9N_T1L_N5_AD12N_67_U8	U8		
IO_L9P_T1L_N4_AD12P_67_U9	U9		
IO_L8N_T1L_N3_AD5N_67_U6	U6		
IO_L8P_T1L_N2_AD5P_67_V6	V6		
IO_L7N_T1L_N1_QBC_AD13N_67_V7	V7		
IO_L7P_T1L_N0_QBC_AD13P_67_V8	V8		
IO_T0U_N12_VRP_67_W10	W10	NC	×
IO_L6N_T0U_N11_AD6N_67_T11	T11		
IO_L6P_T0U_N10_AD6P_67_U11	U11		
IO_L5N_T0U_N9_AD14N_67_V11	V11		
IO_L5P_T0U_N8_AD14P_67_V12	V12		
IO_L4N_T0U_N7_DBC_AD7N_67_R12	R12		
IO_L4P_T0U_N6_DBC_AD7P_67_T12	T12		
IO_L3N_T0L_N5_AD15N_67_T10	T10		
IO_L3P_T0L_N4_AD15P_67_U10	U10		
IO_L2N_T0L_N3_67_R13	R13		
IO_L2P_T0L_N2_67_T13	T13		
IO_L1N_T0L_N1_DBC_67_W11	W11		
IO_L1P_T0L_N0_DBC_67_W12	W12		
VREF_67_N14	N14		

VADJ_FMC

P8	VCCO_67_P8
T9	VCCO_67_T9
U7	VCCO_67_U7

U1

SOC_1156_1MM_IRON




Zynq Banks 66 67




TITLE: Zynq Banks 66 67 SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179
---	--

DATE: 09/20/2016:10:45	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 8 OF 87	DRAWN BY: BF


SOC_DA7_FFVB1156_IRONWOOD




U1 SOC_1156_1MM_IRON




SOC_DA7_FFVB1156_IRONWOOD




U1 SOC_1156_1MM_IRON




SOC_DA7_FFVB1156_IRONWOOD




U1 SOC_1156_1MM_IRON




Zynq Banks 128 129 130

	
TITLE: Zynq Banks 128 129 130 SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 9 OF 87	DRAWN BY: BF


SOC_DA7_FFVB1156_IRONWOOD



U1 SOC_1156_1MM_IRON




SOC_DA7_FFVB1156_IRONWOOD




U1 SOC_1156_1MM_IRON


SOC_DA7_FFVB1156_IRONWOOD



U1 SOC_1156_1MM_IRON




Zynq Banks 228 229 230

			
TITLE: Zynq Banks 228 229 230 SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0		ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET 10 OF 87		DRAWN BY: BF	

SOC_DA7_FFVB1156_IRONWOOD


BANK 500
XCZU9FFVB1156



U1 SOC_1156_1MM_IRON

SOC_DA7_FFVB1156_IRONWOOD


BANK 501
XCZU9FFVB1156



U1 SOC_1156_1MM_IRON

SOC_DA7_FFVB1156_IRONWOOD


BANK 502
XCZU9FFVB1156



U1 SOC_1156_1MM_IRON

Zynq Banks 500 501 502 - MIO

TITLE: Zynq Banks 500 501 502 - MIO SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 11 OF 87	DRAWN BY: BF



Zynq Banks 503 - Config

TITLE: Zynq Banks 503 - Config SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 12 OF 87	DRAWN BY: BF

SOC_DA7_FFVB1156_IRONWOOD


BANK 504
XCZU9FFVB1156

■	DDR4_SODIMM_A0	AP29
■	DDR4_SODIMM_A1	AP30
■	DDR4_SODIMM_A2	AP26
■	DDR4_SODIMM_A3	AP27
■	DDR4_SODIMM_A4	AP25
■	DDR4_SODIMM_A5	AN24
■	DDR4_SODIMM_A6	AM29
■	DDR4_SODIMM_A7	AM28
■	DDR4_SODIMM_A8	AM26
■	DDR4_SODIMM_A9	AM25
■	DDR4_SODIMM_A10	AL28
■	DDR4_SODIMM_A11	AK27
■	DDR4_SODIMM_A12	AJ25
■	DDR4_SODIMM_A13	AL25
■	DDR4_SODIMM_WE_B	AK25
■	DDR4_SODIMM_CAS_B	AK24
■	DDR4_SODIMM_RAS_B	AM24
■	NC	AF25
■	DDR4_SODIMM_BA0	AH26
■	DDR4_SODIMM_BA1	AG26
■	DDR4_SODIMM_ACT_B	AG25
■	DDR4_SODIMM_ALERT_B	AF22
■	DDR4_SODIMM_PARITY	AF20
■	ZYNQ_DDR4_SODIMM_RESET_B	AF21
■	DDR4_SODIMM_BG0	AK28
■	DDR4_SODIMM_BG1	AH27
■	DDR4_SODIMM_CS0_B	AN28
■	DDR4_SODIMM_CS1_B	AL30
■	DDR4_SODIMM_CK0_T	AN26
■	DDR4_SODIMM_CK0_C	AN27
■	DDR4_SODIMM_CK1_T	AL26
■	DDR4_SODIMM_CK1_C	AL27
■	DDR4_SODIMM_CKE0	AN29
■	DDR4_SODIMM_CKE1	AJ27
■	DDR4_SODIMM_ODT0	AM30
■	DDR4_SODIMM_ODT1	AJ26
■	DDR4_SODIMM_DQS0_T	AN18
■	DDR4_SODIMM_DQS0_C	AN19
■	DDR4_SODIMM_DQS1_T	AN21
■	DDR4_SODIMM_DQS1_C	AN22
■	DDR4_SODIMM_DQS2_T	AH19
■	DDR4_SODIMM_DQS2_C	AJ19
■	DDR4_SODIMM_DQS3_T	AH22
■	DDR4_SODIMM_DQS3_C	AH23
■	DDR4_SODIMM_DQS4_T	AH28
■	DDR4_SODIMM_DQS4_C	AH29
■	DDR4_SODIMM_DQS5_T	AE28
■	DDR4_SODIMM_DQS5_C	AE29
■	DDR4_SODIMM_DQS6_T	AJ32
■	DDR4_SODIMM_DQS6_C	AK32
■	DDR4_SODIMM_DQS7_T	AE32
■	DDR4_SODIMM_DQS7_C	AE33
■	DDR4_SODIMM_DQS8_T	AN32
■	DDR4_SODIMM_DQS8_C	AN33
■	DDR4_SODIMM_DM0_B	AN17
■	DDR4_SODIMM_DM1_B	AM21
■	DDR4_SODIMM_DM2_B	AK19
■	DDR4_SODIMM_DM3_B	AH24
■	DDR4_SODIMM_DM4_B	AH31
■	DDR4_SODIMM_DM5_B	AE30
■	DDR4_SODIMM_DM6_B	AJ31
■	DDR4_SODIMM_DM7_B	AE34
■	DDR4_SODIMM_DM8_B	AN34


PS_DDR_A0_AP29
PS_DDR_A1_AP30
PS_DDR_A2_AP26
PS_DDR_A3_AP27
PS_DDR_A4_AP25
PS_DDR_A5_AN24
PS_DDR_A6_AM29
PS_DDR_A7_AM28
PS_DDR_A8_AM26
PS_DDR_A9_AM25
PS_DDR_A10_AL28
PS_DDR_A11_AK27
PS_DDR_A12_AJ25
PS_DDR_A13_AL25
PS_DDR_A14_AK25
PS_DDR_A15_AK24
PS_DDR_A16_AM24
PS_DDR_A17_AF25
PS_DDR_BA0_AH26
PS_DDR_BA1_AG26
PS_DDR_ACT_N_AG25
PS_DDR_ALERT_N_AF22
PS_DDR_PARITY_AF20
PS_DDR_RAM_RST_N_AF21
PS_DDR_BG0_AK28
PS_DDR_BG1_AH27
PS_DDR_CS_N0_AN28
PS_DDR_CS_N1_AL30
PS_DDR_CK0_AN26
PS_DDR_CK_N0_AN27
PS_DDR_CK1_AL26
PS_DDR_CK_N1_AL27
PS_DDR_CKE0_AN29
PS_DDR_CKE1_AJ27
PS_DDR_ODT0_AM30
PS_DDR_ODT1_AJ26
PS_DDR_DQS_P0_AN18
PS_DDR_DQS_N0_AN19
PS_DDR_DQS_P1_AN21
PS_DDR_DQS_N1_AN22
PS_DDR_DQS_P2_AH19
PS_DDR_DQS_N2_AJ19
PS_DDR_DQS_P3_AH22
PS_DDR_DQS_N3_AH23
PS_DDR_DQS_P4_AH28
PS_DDR_DQS_N4_AH29
PS_DDR_DQS_P5_AE28
PS_DDR_DQS_N5_AE29
PS_DDR_DQS_P6_AJ32
PS_DDR_DQS_N6_AK32
PS_DDR_DQS_P7_AE32
PS_DDR_DQS_N7_AE33
PS_DDR_DQS_P8_AN32
PS_DDR_DQS_N8_AN33
PS_DDR_DM0_AN17
PS_DDR_DM1_AM21
PS_DDR_DM2_AK19
PS_DDR_DM3_AH24
PS_DDR_DM4_AH31
PS_DDR_DM5_AE30
PS_DDR_DM6_AJ31
PS_DDR_DM7_AE34
PS_DDR_DM8_AN34

PS_DDR_DQ0_AP20
PS_DDR_DQ1_AP18
PS_DDR_DQ2_AP19
PS_DDR_DQ3_AP17
PS_DDR_DQ4_AM20
PS_DDR_DQ5_AM19
PS_DDR_DQ6_AM18
PS_DDR_DQ7_AL18
PS_DDR_DQ8_AP22
PS_DDR_DQ9_AP21
PS_DDR_DQ10_AP24
PS_DDR_DQ11_AN23
PS_DDR_DQ12_AL21
PS_DDR_DQ13_AL22
PS_DDR_DQ14_AM23
PS_DDR_DQ15_AL23
PS_DDR_DQ16_AL20
PS_DDR_DQ17_AK20
PS_DDR_DQ18_AJ20
PS_DDR_DQ19_AK18
PS_DDR_DQ20_AG20
PS_DDR_DQ21_AH18
PS_DDR_DQ22_AG19
PS_DDR_DQ23_AG18
PS_DDR_DQ24_AG21
PS_DDR_DQ25_AH21
PS_DDR_DQ26_AG24
PS_DDR_DQ27_AG23
PS_DDR_DQ28_AK22
PS_DDR_DQ29_AJ21
PS_DDR_DQ30_AJ22
PS_DDR_DQ31_AK23
PS_DDR_DQ32_AG31
PS_DDR_DQ33_AG30
PS_DDR_DQ34_AG29
PS_DDR_DQ35_AG28
PS_DDR_DQ36_AJ30
PS_DDR_DQ37_AK29
PS_DDR_DQ38_AK30
PS_DDR_DQ39_AJ29
PS_DDR_DQ40_AE27
PS_DDR_DQ41_AF28
PS_DDR_DQ42_AF30
PS_DDR_DQ43_AF31
PS_DDR_DQ44_AD28
PS_DDR_DQ45_AD27
PS_DDR_DQ46_AD29
PS_DDR_DQ47_AD30
PS_DDR_DQ48_AH33
PS_DDR_DQ49_AJ34
PS_DDR_DQ50_AH34
PS_DDR_DQ51_AH32
PS_DDR_DQ52_AK34
PS_DDR_DQ53_AK33
PS_DDR_DQ54_AL32
PS_DDR_DQ55_AL31
PS_DDR_DQ56_AG33
PS_DDR_DQ57_AG34
PS_DDR_DQ58_AF32
PS_DDR_DQ59_AF33
PS_DDR_DQ60_AD31
PS_DDR_DQ61_AD32
PS_DDR_DQ62_AD34
PS_DDR_DQ63_AD33
PS_DDR_DQ64_AN31
PS_DDR_DQ65_AP31
PS_DDR_DQ66_AP32
PS_DDR_DQ67_AP33
PS_DDR_DQ68_AM31
PS_DDR_DQ69_AM33
PS_DDR_DQ70_AM34
PS_DDR_DQ71_AL33
PS_SENSE_DDRPHY_VREF_N_AF27
PS_SENSE_DDRPHY_VREF_P_AF26
PS_DDR_ZQ_AF23

AP20	DDR4_SODIMM_DQ0
AP18	DDR4_SODIMM_DQ1
AP19	DDR4_SODIMM_DQ2
AP17	DDR4_SODIMM_DQ3
AM20	DDR4_SODIMM_DQ4
AM19	DDR4_SODIMM_DQ5
AM18	DDR4_SODIMM_DQ6
AL18	DDR4_SODIMM_DQ7
AP22	DDR4_SODIMM_DQ8
AP21	DDR4_SODIMM_DQ9
AP24	DDR4_SODIMM_DQ10
AN23	DDR4_SODIMM_DQ11
AL21	DDR4_SODIMM_DQ12
AL22	DDR4_SODIMM_DQ13
AM23	DDR4_SODIMM_DQ14
AL23	DDR4_SODIMM_DQ15
AL20	DDR4_SODIMM_DQ16
AK20	DDR4_SODIMM_DQ17
AJ20	DDR4_SODIMM_DQ18
AK18	DDR4_SODIMM_DQ19
AG20	DDR4_SODIMM_DQ20
AH18	DDR4_SODIMM_DQ21
AG19	DDR4_SODIMM_DQ22
AG18	DDR4_SODIMM_DQ23
AG21	DDR4_SODIMM_DQ24
AH21	DDR4_SODIMM_DQ25
AG24	DDR4_SODIMM_DQ26
AG23	DDR4_SODIMM_DQ27
AK22	DDR4_SODIMM_DQ28
AJ21	DDR4_SODIMM_DQ29
AJ22	DDR4_SODIMM_DQ30
AK23	DDR4_SODIMM_DQ31
AG31	DDR4_SODIMM_DQ32
AG30	DDR4_SODIMM_DQ33
AG29	DDR4_SODIMM_DQ34
AG28	DDR4_SODIMM_DQ35
AJ30	DDR4_SODIMM_DQ36
AK29	DDR4_SODIMM_DQ37
AK30	DDR4_SODIMM_DQ38
AJ29	DDR4_SODIMM_DQ39
AE27	DDR4_SODIMM_DQ40
AF28	DDR4_SODIMM_DQ41
AF30	DDR4_SODIMM_DQ42
AF31	DDR4_SODIMM_DQ43
AD28	DDR4_SODIMM_DQ44
AD27	DDR4_SODIMM_DQ45
AD29	DDR4_SODIMM_DQ46
AD30	DDR4_SODIMM_DQ47
AH33	DDR4_SODIMM_DQ48
AJ34	DDR4_SODIMM_DQ49
AH34	DDR4_SODIMM_DQ50
AH32	DDR4_SODIMM_DQ51
AK34	DDR4_SODIMM_DQ52
AK33	DDR4_SODIMM_DQ53
AL32	DDR4_SODIMM_DQ54
AL31	DDR4_SODIMM_DQ55
AG33	DDR4_SODIMM_DQ56
AG34	DDR4_SODIMM_DQ57
AF32	DDR4_SODIMM_DQ58
AF33	DDR4_SODIMM_DQ59
AD31	DDR4_SODIMM_DQ60
AD32	DDR4_SODIMM_DQ61
AD34	DDR4_SODIMM_DQ62
AD33	DDR4_SODIMM_DQ63
AN31	DDR4_SODIMM_CB0
AP31	DDR4_SODIMM_CB1
AP32	DDR4_SODIMM_CB2
AP33	DDR4_SODIMM_CB3
AM31	DDR4_SODIMM_CB4
AM33	DDR4_SODIMM_CB5
AM34	DDR4_SODIMM_CB6
AL33	DDR4_SODIMM_CB7



VCCO_PSDDR_504




VCCO_PSDDR_504_AN30
VCCO_PSDDR_504_AN25
VCCO_PSDDR_504_AL29
VCCO_PSDDR_504_AL24
VCCO_PSDDR_504_AJ28
VCCO_PSDDR_504_AJ24
VCCO_PSDDR_504_AG27

PS_SENSE_DDRPHY_VREF_N_AF27
PS_SENSE_DDRPHY_VREF_P_AF26
PS_DDR_ZQ_AF23

U1

SOC_1156_1MM_IRON

Zynq Banks 504 - Memory



	
TITLE: Zynq Banks 504 - Memory SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 13 OF 87	DRAWN BY: BF

SOC_DA7_FFVB1156_IRONWOOD

BANK 505
XCZU9FFVB1156

PS_MGTRTXP0_505_AB29
PS_MGTRTXN0_505_AB30
PS_MGTRRXP0_505_AB33
PS_MGTRRXN0_505_AB34
PS_MGTRTXP1_505_Y29
PS_MGTRTXN1_505_Y30
PS_MGTRRXP1_505_AA31
PS_MGTRRXN1_505_AA32
PS_MGTRTXP2_505_W31
PS_MGTRTXN2_505_W32
PS_MGTRRXP2_505_Y33
PS_MGTRRXN2_505_Y34
PS_MGTRTXP3_505_V29
PS_MGTRTXN3_505_V30
PS_MGTRRXP3_505_V33
PS_MGTRRXN3_505_V34
PS_MGTREFCLK0P_505_AA27
PS_MGTREFCLK0N_505_AA28
PS_MGTREFCLK1P_505_W27
PS_MGTREFCLK1N_505_W28
PS_MGTREFCLK2P_505_U27
PS_MGTREFCLK2N_505_U28
PS_MGTREFCLK3P_505_U31
PS_MGTREFCLK3N_505_U32
PS_MGTRREF_505_AB28

AB29 GTR_LANE0_TX_P
AB30 GTR_LANE0_TX_N
AB33 GTR_LANE0_RX_P
AB34 GTR_LANE0_RX_N
Y29 GTR_LANE1_TX_P
Y30 GTR_LANE1_TX_N
AA31 GTR_LANE1_RX_P
AA32 GTR_LANE1_RX_N
W31 GTR_LANE2_TX_P
W32 GTR_LANE2_TX_N
Y33 GTR_LANE2_RX_P
Y34 GTR_LANE2_RX_N
V29 GTR_LANE3_TX_P
V30 GTR_LANE3_TX_N
V33 GTR_LANE3_RX_P
V34 GTR_LANE3_RX_N
AA27 GTR_REF_CLK_PCIE_C_P
AA28 GTR_REF_CLK_PCIE_C_N
W27 GTR_REF_CLK_SATA_C_P
W28 GTR_REF_CLK_SATA_C_N
U27 GTR_REF_CLK_USB3_C_P
U28 GTR_REF_CLK_USB3_C_N
U31 GTR_REF_CLK_DP_C_P
U32 GTR_REF_CLK_DP_C_N
AB28



Zynq Banks 505 - GTR



TITLE: Zynq Banks 505 - GTR
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26

VER: 1.0

SHEET SIZE: B

REV: 01


SHEET

14 OF


87

DRAWN BY:

BF




SOC_DA7_FFVB1156_IRONWOOD




U1 SOC_1156_1MM_IRON

SOC_DA7_FFVB1156_IRONWOOD



U1 SOC_1156_1MM_IRON








SOC_DA7_FFVB1156_IRONWOOD



U1 SOC_1156_1MM_IRON

Zynq Power 2

TITLE: Zynq Power 2 SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0		ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET	16	OF	87
		DRAWN BY:	BF



Zynq Power 3



TITLE: Zynq Power 3
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26

VER:	1.0
------	-----

SHEET SIZE: B


REV:	01
------	----

SHEET	17	OF	87
-------	----	----	----

DRAWN BY: BF


SOC_DA7_FFVB1156_IRONWOOD

BANK GND1
XCZU9FFVB1156



SOC_DA7_FFVB1156_IRONWOOD

BANK GND2
XCZU9FFVB1156



Zynq GND






TITLE: Zynq GND
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0
ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 18 OF 87	DRAWN BY: BF

C696 C700
C697 C701
C698 C702
C699 C703



C424 C428
C425 C431
C426 C432
C427

C602
C606
C608
C607





VCCINT

C934 C429
C935 C430
C933













VCCBRAM

C604
C605



VCCAUX / VCCAUX_IO

VCCO BANKS 0 44 47 48 49 50 64 65 66 67





Zynq Decoupling 1



TITLE: Zynq Decoupling 1
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

















ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 19 OF 87	DRAWN BY: BF





Zynq Decoupling 2



TITLE: Zynq Decoupling 2 SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:35	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 20 OF 87	DRAWN BY: BF



BANK 505










Place this round pad resistor directly under U1







Zynq Decoupling 3

TITLE: Zynq Decoupling 3 SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 21 OF 87	DRAWN BY: BF




TITLE: JTAG Headers	ASSY P/N: 0431959
SCHEM, ROHS COMPLIANT	PCB P/N: 1280868
HW-Z1-ZCU102_REV1_0	SCH P/N: 0381701
	TEST P/N: TSS0179

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 22 OF 87	DRAWN BY: BF




TITLE: PS DDR4 SODIMM 72 bit	ASSY P/N: 0431959
SCHEM, ROHS COMPLIANT	PCB P/N: 1280868
HW-Z1-ZCU102_REV1_0	SCH P/N: 0381701
	TEST P/N: TSS0179


DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 23 OF 87	DRAWN BY: BF



PLACE ABOVE CAPS BENEATH/CLOSE TO DIMM SOCKET



DDR DIMM VCCO DISABLE





PSDDR VCCO Regulator Select
1-2: SWITCHED VDDQ (DEFAULT)
3-4: DIRECT VDDQ



DDR DIMM RESET_B CONTROL

PS DDR4 SODIMM Decoupling

TITLE: PS DDR4 SODIMM Decoupling SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 24 OF 87	DRAWN BY: BF










ANSI/VITA 57.1 - Revised 2010
PL FMC HPC0 Header Rows E F G



TITLE: PL FMC HPC0 Header Rows E F G
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0


ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 27 OF 87	DRAWN BY: BF




ANSI/VITA 57.1 - Revised 2010
PL FMC HPC0 Header Rows H J K

TITLE: PL FMC HPC0 Header Rows H J K SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0		ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET	28	OF	87
		DRAWN BY:	BF




ANSI/VITA 57.1 - Revised 2010
PL FMC HPC0 Header GND


TITLE: PL FMC HPC0 Header GND SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 29 OF 87	DRAWN BY: BF




J4 ASP_134486_01





J4 ASP_134486_01





J4 ASP_134486_01



J4 ASP_134486_01



VADJ Bulk




ANSI/VITA 57.1 - Revised 2010
PL FMC HPC1 Header Rows A B C D



TITLE: PL FMC HPC1 Header Rows A B C D
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0
ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 30 OF 87	DRAWN BY: BF






ANSI/VITA 57.1 - Revised 2010
PL FMC HPC1 Header Rows E F G



TITLE: PL FMC HPC1 Header Rows E F G
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0


ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 31 OF 87	DRAWN BY: BF



ANSI/VITA 57.1 - Revised 2010
PL FMC HPC1 Header Rows H J K

TITLE: PL FMC HPC1 Header Rows H J K SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0		ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET	32	OF	87
		DRAWN BY:	BF




ANSI/VITA 57.1 - Revised 2010
PL FMC HPC1 Header GND




TITLE: PL FMC HPC1 Header GND
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 33 OF 87	DRAWN BY: BF







TITLE: PL HDMI TX
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179


DATE: 09/20/2016:10:27	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 35 OF 87	DRAWN BY: BF






PL HDMI Clock Recovery


TITLE: PL HDMI Clock Recovery SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:27	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 37 OF 87	DRAWN BY: BF










Fixed Clocks

TITLE: Fixed Clocks SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0		ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET	39	OF	87
		DRAWN BY:	BF



300MHz LVDS




PL Programmable Clocks - SMAs



TITLE: PL Programmable Clocks - SMAs
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0


ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 40 OF 87	DRAWN BY: BF




Quad USB UART - EEPROM

TITLE: Quad USB UART - EEPROM SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 42 OF 87	DRAWN BY: BF




PS Display Port Connector

TITLE: PS Display Port Connector SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:27	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 44 OF 87	DRAWN BY: BF




PS Display Port IO

TITLE: PS Display Port IO SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0		ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:27		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET	45 OF 87	DRAWN BY: BF	



PS QSPI

TITLE: PS QSPI SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0		ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:27		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET	46	OF	87
		DRAWN BY:	BF




PS SD Card Connector



TITLE: PS SD Card Connector SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179
---	--

DATE: 09/20/2016:10:27	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 47 OF 87	DRAWN BY: BF



SEL Pin FUNCTION		
Low	Ax	---> Bx
High	Ax	---> Cx




PS GTR MUX - SATA

TITLE: PS GTR MUX - SATA
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179



DATE: 09/20/2016:10:27	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 48 OF 87	DRAWN BY: BF

Connects to R.A. Female 2x6 PMOD receptacle




PS MIO PMOD - Button - LED

TITLE: PS MIO PMOD - Button - LED SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:27	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 49 OF 87	DRAWN BY: BF



PS CAN Bus

TITLE: PS CAN Bus SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0		ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:27		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET	50	OF	87
DRAWN BY:		BF	



D

C

B


A

D

C

B

A



2 THESE CAPACITORS ARE PLACED AS CLOSE AS POSSIBLE TO THEIR RESPECTIVE PINS ON THE DP83867.









1 STRAP CONFIGURATION RESISTORS. SEE DP83867 DATASHEET FOR DETAILS.

TITLE: PS 10/100/1000 Ethernet PHY
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:27	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 52 OF 87	DRAWN BY: BF


LEDs near top right edge



PL Buttons - Switches - LEDs

TITLE: PL Buttons - Switches - LEDs SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:27	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 53 OF 87	DRAWN BY: BF



EMIO ARM Trace/Debug



TITLE: PL EMIO ARM Trace Debug
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179


DATE: 09/20/2016:10:27	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 54 OF 87	DRAWN BY: BF



PL PMODs

TITLE: PL PMODs SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0		ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:27		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET	55	OF	87
		DRAWN BY:	BF


Prototype Header




PL SYSMON Prototype Header

TITLE: PL SYSMON Prototype Header SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0		ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:27		VER:	1.0
SHEET SIZE: B		REV:	02
SHEET	56	OF	87
		DRAWN BY:	BF




MAXIM PMBUS PROGRAMMING CABLE




PS I2C Level Shifter (I2C0)




PL I2C Level Shifter (disabled if VCC3V3 is off)






I2C0 MUXes Expanders Level Shifters PMBUS Headers





TITLE: I2C0 MUXes Expanders Level Shifters PMBUS Headers	
SCHEM, ROHS COMPLIANT	
HW-Z1-ZCU102_REV1_0	
DATE: 09/20/2016:10:26	
SHEET SIZE: B	
SHEET 57 OF 87	
VER: 1.0	
REV: 01	
DRAWN BY: BF	



6-PIN MINI-FIT
AC ADAPTER (BRICK)



GND Test points




12V Power Connectors Switch



TITLE: 12V Power Connectors Switch
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0
ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 59 OF 87	DRAWN BY: BF

1 Maxim Regulator Inhibit Jumper



MAX15303
INTUNE DIGITAL
POL REGULATOR

REMOTE SENSE CONNECTIONS
AT DUT PADS

DEFAULT = 0.85V

VCCBRAM 6A Regulator




TITLE: VCCBRAM 6A Regulator
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 61 OF 87	DRAWN BY: BF

- 5 PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER OUTPUT INDUCTOR
- 4 CONNECT ACROSS PINS OF OUTPUT INDUCTOR
- 3 STRAP RESISTOR ON ADDR1 SETS IOUT_CAL_GAIN (ILIM) TO 2 mOHMS. THIS PARAMETER MUST BE OVERRIDDEN TO 5 mOHMS (MATCHING THE CURRENT SENSE RESISTOR) WHEN THE CONTROLLER IS CONFIGURED.
- 2 HEADER IS FOR SCOPE ATTACHMENT TO OBSERVE STEP LOAD RESPONSE.
- 1 MINIMUM 1K LOAD REQUIRED. MUST BE CONNECTED BEFORE SENSE RESISTOR TO AVOID CONTRIBUTION TO CURRENT MEASUREMENTS.



MAX15303
INTUNE DIGITAL
POL REGULATOR

REMOTE SENSE CONNECTIONS
AT DUT PADS

DEFAULT = 1.80V

VCCAUX 3A Regulator



TITLE: VCCAUX 3A Regulator SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0		ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179
--	--	--

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 62 OF 87	DRAWN BY: BF

- 5
- PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER OUTPUT INDUCTOR


4

3

2


1

6



- 5 PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER OUTPUT INDUCTOR
- 4 CONNECT ACROSS PINS OF OUTPUT INDUCTOR
- 3 STRAP RESISTOR ON ADDR1 SETS IOUT_CAL_GAIN (ILIM) TO 2 mOHMS. THIS PARAMETER MUST BE OVERRIDDEN TO 5 mOHMS (MATCHING THE CURRENT SENSE RESISTOR) WHEN THE CONTROLLER IS CONFIGURED.
- 2 HEADER IS FOR SCOPE ATTACHMENT TO OBSERVE STEP LOAD RESPONSE.
- 1 MINIMUM 1K LOAD REQUIRED. MUST BE CONNECTED BEFORE SENSE RESISTOR TO AVOID CONTRIBUTION TO CURRENT MEASUREMENTS.

6 TWO VOLTAGE SENSE POINTS ARE REQUIRED DUE TO THE SHAPE AND SIZE OF THE VCC3V3 PLANE.




- 5 PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER INDUCTOR L3
- 4 CONNECT ACROSS PINS OF OUTPUT INDUCTOR
- 3 STRAP RESISTOR ON ADDR1 SETS IOUT_CAL_GAIN (ILIM) TO 2 mOHMS. THIS PARAMETER MUST BE OVERRIDDEN TO 5 mOHMS (MATCHING THE CURRENT SENSE RESISTOR) WHEN THE CONTROLLER IS CONFIGURED.
- 2 HEADER IS FOR SCOPE ATTACHMENT TO OBSERVE STEP LOAD RESPONSE.
- 1 MINIMUM 1K LOAD REQUIRED. MUST BE CONNECTED BEFORE SENSE RESISTOR TO AVOID CONTRIBUTION TO CURRENT MEASUREMENTS.

VADJ_FMC 10A Regulator

TITLE: VADJ_FMC 10A Regulator
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:27	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 65 OF 87	DRAWN BY: BF



PL_DDR4_VPP_2V5 1A Regulator

TITLE: PL_DDR4_VPP_2V5 1A Regulator SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 66 OF 87	DRAWN BY: BF

NOTES


1 Capacitors should be placed as close as possible to Pin12 and 14

MGTAVCC 6A Regulator



TITLE: MGTAVCC 6A Regulator
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0
ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 67 OF 87	DRAWN BY: BF




SPLIT POWER PLANE
REMOTE SENSE CONNECTIONS
AT DUT PADS

MAX20751EKK
MULTIPHASE MASTER

PMBUS ADDR
0x72

DEFAULT = 0.90VDC



DEFAULT = 1.81VDC


MGTVCCAUX 1A Regulator



TITLE: MGTVCCAUX 1A Regulator
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 69 OF 87	DRAWN BY: BF



- 5 PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER INDUCTOR L3
- 4 CONNECT ACROSS PINS OF INDUCTOR L3
- 3 STRAP RESISTOR ON ADDR1 SETS IOUT_CAL_GAIN (ILIM) TO 2 MOHMS. THIS PARAMETER MUST BE OVERRIDDEN TO 5 MOHMS (MATCHING THE CURRENT SENSE RESISTOR) WHEN THE CONTROLLER IS CONFIGURED.
- 2 HEADER IS FOR SCOPE ATTACHMENT TO OBSERVE STEP LOAD RESPONSE.
- 1 MINIMUM 1K LOAD REQUIRED. MUST BE CONNECTED BEFORE SENSE RESISTOR TO AVOID CONTRIBUTION TO CURRENT MEASUREMENTS.


VCCPSINTFP 10A Regulator



TITLE: VCCPSINTFP 10A Regulator
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

ASSY P/N: 0431809
PCB P/N: 1280819
SCH P/N: 0381582
TEST P/N: TSS0184

DATE: 09/20/2016:10:26	VER: A.0
SHEET SIZE: B	REV: 01
SHEET 70 OF 87	DRAWN BY: RN




- 5 PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER OUTPUT INDUCTOR
- 4 CONNECT ACROSS PINS OF OUTPUT INDUCTOR
- 3 STRAP RESISTOR ON ADDR1 SETS IOUT_CAL_GAIN (ILIM) TO 2 MOHMS. THIS PARAMETER MUST BE OVERRIDDEN TO 5 MOHMS (MATCHING THE CURRENT SENSE RESISTOR) WHEN THE CONTROLLER IS CONFIGURED.
- 2 HEADER IS FOR SCOPE ATTACHMENT TO OBSERVE STEP LOAD RESPONSE.
- 1 MINIMUM 1K LOAD REQUIRED. MUST BE CONNECTED BEFORE SENSE RESISTOR TO AVOID CONTRIBUTION TO CURRENT MEASUREMENTS.

6 TWO VOLTAGE SENSE POINTS ARE REQUIRED DUE TO THE SHAPE AND SIZE OF THE VCCPSINTLP PLANE.


VCCPSINTLP 2A Regulator

TITLE: VCCPSINTLP 2A Regulator SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:45	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 71 OF 87	DRAWN BY: BF





VCCPSAUX 500MA Regulator

TITLE: VCCPSAUX 500MA Regulator SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 72 OF 87	DRAWN BY: BF




VCCPSPLL 200MA Regulator


	
TITLE: VCCPSPLL 200MA Regulator SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 73 OF 87	DRAWN BY: BF



MGTRAVTT 100MA Regulator


TITLE: MGTRAVTT 100MA Regulator SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 75 OF 87	DRAWN BY: BF





PS_DDR4_VPP_2V5 1A Regulator

TITLE: PS_DDR4_VPP_2V5 1A Regulator SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 77 OF 87	DRAWN BY: BF



5

PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER OUTPUT INDUCTOR

4

CONNECT ACROSS PINS OF OUTPUT INDUCTOR

3

STRAP RESISTOR ON ADDR1 SETS IOUT_CAL_GAIN (ILIM) TO 2 mOHMS. THIS PARAMETER MUST BE OVERRIDDEN TO 5 mOHMS (MATCHING THE CURRENT SENSE RESISTOR) WHEN THE CONTROLLER IS CONFIGURED.

2

HEADER IS FOR SCOPE ATTACHMENT TO OBSERVE STEP LOAD RESPONSE.

1

MINIMUM 1K LOAD REQUIRED. MUST BE CONNECTED BEFORE SENSE RESISTOR TO AVOID CONTRIBUTION TO CURRENT MEASUREMENTS.

6

TWO VOLTAGE SENSE POINTS ARE REQUIRED DUE TO THE SHAPE AND SIZE OF THE VCCOPS PLANE.


VCCOPS 4A Regulator

TITLE: VCCOPS 4A Regulator
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 78 OF 87	DRAWN BY: BF

Sequenced after
VCCPSAUX




VCCOPS3 300MA Regulator



TITLE: VCCOPS3 300MA Regulator
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:27	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 79 OF 87	DRAWN BY: BF



VCCPSDDRPLL 100MA Regulator

TITLE: VCCPSDDRPLL 100MA Regulator SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 80 OF 87	DRAWN BY: BF

D

D

C

C


B

B

A

A

1.13V @ 1A



1.13V @ 1A satisfies voltage and total current requirements for TI ENET PHY, as well as HDMI TX and RX transcievers

UTIL_1V13 1A Regulator

TITLE: UTIL_1V13 1A Regulator SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0	
ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:27	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 81 OF 87	DRAWN BY: BF

D

D

C


C

B

B

A

A



UTIL_1V8 1A Regulator

TITLE: UTIL_1V8 1A Regulator SCHEM, ROHS COMPLIANT HW-Z1-ZCU102_REV1_0		ASSY P/N: 0431959 PCB P/N: 1280868 SCH P/N: 0381701 TEST P/N: TSS0179	
DATE: 09/20/2016:10:26		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET	82	OF	87
		DRAWN BY:	BF

D

D

C


C

B

B

A

A



- 3

UTIL_3V3 RAIL SWITCHING FREQUENCY IS 400kHz AND SHOULD NOT BE SYNCHRONIZED TO OTHER LOWER CURRENT RAILS OPERATING AT 600 KHZ.
- 2

CONNECT AGND TO GND AT OUTPUT CAPACITORS
- 1

MINIMUM 1K LOAD REQUIRED. MUST BE CONNECTED BEFORE SENSE RESISTOR TO AVOID CONTRIBUTION TO CURRENT MEASUREMENTS.
- 5

PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER OUTPUT INDUCTOR
- 4

CONNECT ACROSS PINS OF OUTPUT INDUCTOR


DEFAULT = 3.30VDC


UTIL_3V3 20A Regulator

TITLE: UTIL_3V3 20A Regulator
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:26	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 83 OF 87	DRAWN BY: BF





TITLE: DDR4 Termination Supply
SCHEM, ROHS COMPLIANT
HW-Z1-ZCU102_REV1_0

ASSY P/N: 0431959
PCB P/N: 1280868
SCH P/N: 0381701
TEST P/N: TSS0179

DATE: 09/20/2016:10:45	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 85 OF 87	DRAWN BY: BF

