

Computer Organization

Lab9 CPU Design(1)


ISA Controller,Decoder





- > CPU Design(1)
 - > ISA
 - Control Path
 - > Controller
 - > Practice1

- Data Path(1)
 - > Decoder
 - > Practice2





Minisys - A subset of MIPS32

Туре	Name	funC(ins[5:0])
R	sII	00_00 00
	srl	00_0 010
	sllv	00_0 100
	srlv	00_0 110
	sra	00_0 011
	srav	00_0111
	jr	00_1 000
	add	10_000 0
	addu	10_0001
	sub	10_001 0
	subu	10_0011
	and	10_01 00
	or	10_01 01
	xor	10_01 10
	nor	10_0111
	slt	10_1 010
	sItu	10_1 011

Туре	Name	opC(Ins[31:26])
ı	beq	00 _0100
	bne	00 _0101
	lw	10 _0011
	sw	10 _1011
	addi	00_1 000
	addiu	00_1 001
	slti	00_1 010
	sltiu	00_1 011
	andi	00_1 100
	ori	00_1 101
	xori	00_1 110
	lui	00_1111

Туре	Name	opC(Ins[31:26])
	jump	00_001 0
J	jal	00_0011



NOTE:

Minisys is a subset of MIPS32.

The opC of R-Type instruction is 6'b00_0000

BASIC INSTRUCTION FORMATS

R	opc	code	rs	rt	r	d	shamt	funct
	31	26 25	21 2	20	16 15	11	10 6	5
I	opc	ode	rs	rt			immediate	2
	31	26 25	21 2	20	16 15			1
J	opc	code			ado	dress		
	31	26 25						1




reference from Minisys, a little modification Instruction memory ins Decoder structio Register File memory PC Data ALU imm 2. Fetch Data 4. Access 1. Fetch 3. Execute 5. Write back from immediate/ Memory for Data Instruction to the Register register

	1. Instruction fetch	2. Data Fetch	3. Instruction Execute	4. Memory Access	5. Register WriteBack
add[R]	Υ	Υ	Υ		Υ
addi[l]	Υ	Υ	Υ		Υ
sw[l]	Υ	Υ	Υ	Υ	
lw[I]	Υ	Υ	Υ	Υ	Υ
branch[I]	Υ	Υ	Υ		
jump[J]	Υ	Υ	Υ		
jal [J]	Υ	Υ	Υ		Υ



Control Path

'opcode' and 'funct' are inputs, 'Control' generate the control signals which will be used in other modules.




R	opco	ode	rs	rt	rd	shar	nt	funct	
	31	26 25	21 20	10	5 15	11 10	6 5		
I	opco	ode	rs	rt		imme	ediate		
	31	26 25	21 20	10	5 15				-
J	opco	ode			addres	SS			

Instruction Analysis:

- > Part 1: generated control signals according to the instruction
 - > get Operation and function code in the instruction
 - opcode(instruction[31:26]), funct(bit[5:0])
 - > generate control signals to submodules of CPU
- > Part 2: get data/information about the data from the instruction
 - address of registers: rs(Instruction[25:21]),
 rt(Instruction[20:16]) and rd(Instruction[15:11])
 - shift mount(instruction[10:6])
 - immediate(instruction[15:0])
 - address(instruction[25:0])




Why a controller is needed?



Module	How To Process	Instructions and Comments
lFetch	Determine how to update the value of PC register	1. (pc+4)+immediate(sign extended) (bne [l]) 2. the value of \$31 register (jr [R]) 3. {(pc+4)[31:28],lableX[25:2],2'b00} (jal, j [J]) 4. pc+4 (other instruction except branch, jr, j and jal [R\l])
Decoder	Determine whether to write register or not	lw [I], R type instruction except jr [R], jal[J]
	Get the source of data to be written Get the address of register to be written	1. Data memory (lw[l]) -> rt 2. ALU ([R]) -> rd 3. address of instruction (jal[J]) ->31
	Determine whether to get immediate data from the instruction and expand it to 32bit	add([R]) vs addi([I])
Memory	Determine whether to write memory or not	(sw[l]) vs lw[l]
	Get the source of data to be written	rs of registers (sw[l])
	Get the address of memory unit to be written	the output of ALU (sw[I])
ALU	Determine how to calculate the datas	add, sub, or, sll, sra, slt, branch
	Get the source of one operand from register or immediate extended	R(register), I(sign extended immediate)





Q1: How to determine the type of the instruction(R, I or J) from the 32bits machine code?


Q2: What's the usage of function code in the instruction?


Q3: How to generate these control signals?

Q4: What's the type of the circuit about Controller? A combinational logic or a sequencial logic?

Tips: parts of the answer could be found on page 3 of this slides.

NOTES: The design of Controller in this slides is **ONLY a reference**, **NOT a requirement**.





Q1: Which type of design style on port would you prefer: 1bit width port or multi bit width port?

```
output I_format; // I_format is 1 bit width port
/* 1 indicate the instruction is I-type but isn't
  "beq","bne","LW" or "SW" */

output[1:0] ALUOp; // ALUOp is multi bit width port
/* if the instruction is R-type or I_format, ALUOp is 2'b10;
if the instruction is "beq" or "bne ", ALUOp is 2'b01;
if the instruction is "lw" or "sw ", ALUOp is 2'b00; */
```

Q2: What's the destinaion submodule of these output ports?



NOTES: The design of Controller in this slides is **ONLY a reference**, **NOT a requirement**.

"**Jr**" is used to identify whether the instruction is jr or not.

Jr =((Opcode==6'b000000)&&(Function_opcode==6'b001000)) ? 1'b1 : 1'b0;

R	opc	ode	rs	rt		rd sha	ımt	funct
	31	26 25	21 20	0	16 15	11 10	6.5	
I	opc	ode	rs	rt		imn	nediate	
	31	26 25	21 20	0	16 15			
J	opc	ode			ad	ldress		

opCode	001101	001001	100011	101011	000100	000010	000000
Instruction	ori	addiu	lw	SW	beq	j	R-format
RegDST	0	0	0	Х	Х	X	1

"RegDST" is used to determine the destination in the register file which is determined by rd(1) or rt(0)

opCode	001xxx	000000	100011	101011	000011	000010	000000
Instruction	I-format	jr	lw	SW	jal	j	R-format
RegWrite	1	0	1	Х	1	X	1

RegWrite = (R_format || Lw || Jal || I_format) && !(Jr)



NOTES: The design of Controller in this slides is ONLY a reference, NOT a requirement.

Туре	Name	opC(Ins[31:26])
1	beq	00 _0100
	bne	00 _0101
	lw	10 _0011
	sw	10 _1011
	addi addiu	00_1 000 00_1 001
	slti	00_1 010
	sltiu	00_1 011
	andi	00_1 100
	ori	00_1 101
	xori	00_1 110
	lui	00_1 111

"I_format" is used to identify if the instruction is I_type(except for beq, bne, lw and sw). e.g. addi, subi, ori, andi...

I_format = (Opcode[5:3]==3'b001) ? 1'b1 : 1'b0;

Instruction	ALUOp
lw	00
SW	00
beq,bne	01
R-format	10
I-format	10

"ALUOp" is used to code the type of instructions described in the table on the left hand.

ALUOp = { (**R_format** || **I_format**) , (**Branch** || **nBranch**) };

Туре	Name	funC(ins[5:0])
R	sII	00_0000
	srl	00_0 010
	sllv	00_0100
	srlv	00_0 110
	sra	00_0 011
	srav	00_0111

"Sftmd" is used to identify whether the instruction is shift cmd or not.

Sftmd = (((Function_opcode==6'b000000)))|((Function_opcode==6'b000010))

 $||(Function_opcode==6'b000011)||(Function_opcode==6'b000100)||$

Practice1

- 1. Implement the sub-module of CPU: Controller.
- 2. Verify the Controller's function by simulation.



ti	ime(ns)	opcode	function opcode	instruction	
Time	? 0	6'H00	6'h20	add rd,rs,rt	//RegDST=1, RegWrite=1, ALUSrc=0, ALUOp=10
	200	6'h00	6'h08	jr rs	//RegDST=1, RegWrite=0, ALUSrc=0, ALUOp=10, jr=1,
	400	6'h08	6'h08	addi rt,rs,imm	//RegDST=0, RegWrite=1, ALUSrc=1, I_format=1
	600	6'h23	6'h08	lw rt,imm(rs)	//RegDST=0, RegWrite=1, ALUSrc=1, ALUOp=00, MemtoReg=1
	800	6'h2b	6'h08	sw rt,imm(rs)	//RegDST=0, RegWrite=0, ALUSrc=1, ALUOp=00, MemtoReg=0, MemWrite=1
	1050	6'h04	6'h08	beq rs,rt,label	//RegDST=0, RegWrite=0, ALUSrc=0, ALUOp=01, Branch=1
	1250	6'h05	6'h08	bne rs,rt,label	//RegDST=0, RegWrite=0, ALUSrc=0, ALUOp=01, Branch=0, nBranch=1
	1500	6'h02	6'h08	j label	//RegDST=0, RegWrite=0, ALUSrc=0, ALUOp=00, Branch=0, nBranch=0, Jmp=1
	1700	6'h03	6'h08	jal label	//RegDST=0, RegWrite=1, ALUSrc=0, ALUOp=00, Branch=0, nBranch=0, Jmp=0, Jal=1
	1950	6'h00	6'h02	srl rd,rt,shamt	//RegDST=1, RegWrite=1, ALUSrc=0, ALUOp=10, sftmd=1

3. List the signals which are used by the Controller(NOTE: Signals' name are determined by designer, following table could be used as a reference)

name	from	to	bits	function
opCode	IFetch	Controller	6	the opcode of the 32bits instruction
regWrite	Controller	Decoder	1	1 indicate write register(R,I(lw)), otherwise it's not




Tips: a reference to build a testbench

```
module control32_tb
     reg [5:0] Opcode, Function_opcode;
     wire [1:0] ALUOp;
     wire Jr, RegDST, ALUSrc, MemtoReg, RegWrite, MemWrite, Branch, nBranch, Jmp, Jal, I_format, Sftmd;
     control32 c32
     (Opcode, Function_opcode,
     Jr,Branch,nBranch,Jmp,Jal,
     RegDST, MemtoReg, RegWrite, MemWrite,
     ALUSrc, ALUOp, Sftmd, I_format);
     initial begin
          //an example: #0 add $3,$1,$2. get the machine code of 'add $3,$1,$2' ????????
           Opcode = 6'h00;
           Function_opcode = 6'h20;
           #200 //...
     end
endmodule
```



Data Path(1) Decoder



- **Get data** from the instruction directly or indirectly
 - opcode, function code: how to get data, where to get data
 - immediate data in the instruction([15:0]), (e.g. immi =
 Instruction[15:0]) need to be signextended to 32bits
 - **data in the register**, the address of the register is coded in the instruction. e.g. rs = Instruction[25:21];
 - data in the memory, the address of the memory unit need to be calculated by ALU with base address stored in the register and offset as immediate data in the instruction

Read/Write data from/to Register File

BASIC INSTRUCTION FORMATS

R	opco	de	rs	rt		rd	shamt	funct	
	31	26 25	21 2	20	16 15	11	10 6	5 5	0
I	opcode		rs	rs rt			e		
	31	26 25	21 2	20	16 15				0
J	opco	de	address						
	31	26 25							0

A B B IS IS - 3 D B CS202 White W6@ sustech.edu.co



Decoder continued

BASIC INSTRUCTION FORMATS opcode shamt funct 26 25 21 20 16 15 11 10 6 5 opcode rs rt immediate 26 25 21 20 16 15 opcode address 26 25

> Registers(Register File)

-Inputs

> read address

> [R] add: rs,rt

> [R] jr: [31]

> [I] addi: rs

> write address

> [R] add: rd

> [J] jal : [31]

> [I] addi: rt

> write data

> [R] add: data from alu result

> [I] lw: data from memory


> control signal

> [R]/[I]/[J] writeRegister

> [J]jal : jal

> [I] lw: memToReg

> [R]/[I]: rd vs rt



Registers(Register File)

-Outputs

read data1

read data2

extended Immi

かずらcszuz wang が suften h.edu.cn 江東 - 弘




Decoder continued

Register File(Registers):

Almost all the instructions need to read or write register file in CPU;

32 common registers with same bitwidth: 32




//verilog tips: reg[31:0] register[0:31];

ssign Read data 1 = register[Read register 1]

register[Write register] <= WriteData,

R	opc	ode	rs	rt		rd	shar	nt	funct	
	31	26 25	21	1 20	16 15	1	1 10	6.5		(
I	opc	ode	rs	rt			imme	ediate		
	31	26 25	21	20	16 15					(
J	opc	ode				address				
	31	26 25								



Q1:

How to avoid the confliction between register read and register write?

Q2: Which kind of circuit is this register file, combinatorial circuit or sequential circuit?

Q3: How to determine the size of address bus on register file?



Practice2


BASIC INSTRUCTION FORMATS opcode rt shamt funct 26 25 16 15 21 20 11 10 65 opcode rt immediate 26 25 21 20 16 15 opcode address 26 25

- ➤ 1. Implement the sub-module of CPU: Decoder
 - > There are 32 registers(each register is 32bits), All the registers are readable and writeable except \$0, \$0 is readonly.
 - > The reading should be done at any time while writing only happens on the posedge of the clock.
 - > The register file should support R/I/J type instructions(extend the immediate to be 32bits if needed).
 - > such as: add; addi; jr; lw, sw; jal;
- > 2. Verify its function by simulation. NOTES: The verification should be done on the full set of testcase.
- > 3. List the signals which are used by the Decoder (NOTE: Signals' name are determined by designer) tips: following table could be used as a reference

name	from	to	bits	function	
regWrite	Controller	Decoder	1	1 means write the register identified by writeAdress	
imme	Decoder	ALU	32	the signextended immediate	
readRegister1	lFetch	Decoder	5	the address of read register instruction[25:21]	



Tips: Control Path & Data Path of CPU




Control Path: Interprete instructions and generate signals to control the data path to execute instructions

Data Path: The parts in CPU with componets which are involved to execute instructions



Tips: Control Path & Data Path of CPU



Control Path: Interprete instructions and generate signals to control the data path to execute instructions

Data Path: The parts in CPU with componets which are involved to execute instructions