

A decorative graphic on the left side of the slide, consisting of a network of white lines and circles on a teal background. The lines are vertical and horizontal, with some diagonal segments, and the circles are of varying sizes, resembling a circuit board or a digital network.

DIGITAL DESIGN

LAB6 COMBINATORIAL CIRCUIT: ENCODER, DECODER, MULTIPLEXER, DEMULTIPLEXER

2022 FALL TERM @ CSE . SUSETCH

LAB6

- Verilog
 - behaviora description: case, casex, casez
- Combinational circuit
 - Encoder
 - Decoder
 - Multiplexer
 - Demultiplexer
- Practise

CASE VS CASEZ VS CASEX

- For example : using case, casez, casex to match 'a' and 'b'

1 means match, 0 means NOT match

case	a \ b	0	1	x	z
	0	1	0	0	0
	1	0	1	0	0
	x	0	0	1	0
	z	0	0	0	1

1 means match, 0 means NOT match

casex	a \ b	0	1	x	z
	0	1	0	1	1
	1	0	1	1	1
	x	1	1	1	1
	z	1	1	1	1

1 means match, 0 means NOT match

casez	a \ b	0	1	x	z
	0	1	0	0	1
	1	0	1	0	1
	x	0	0	1	1
	z	1	1	1	1

1 比特可能取值

不定态

高阻态:
未连接
信号

BEHAVIORAL MODELING(1) CASE

p		q		o1(p==q)	o2(p<q)	o3(p>q)
0	0	0	0	1		
0	0	0	1		1	
0	0	1	0		1	
0	0	1	1		1	
0	1	0	0			1
0	1	0	1	1		
0	1	1	0		1	
0	1	1	1		1	
1	0	0	0			1
1	0	0	1			1
1	0	1	0	1		
1	0	1	1		1	
1	1	0	0			1
1	1	0	1			1
1	1	1	0			1
1	1	1	1	1		

truth table for 2-bit comparator

case	1 means match, 0 means NOT match				
	a \ b	0	1	x	z
	0	1	0	0	0
	1	0	1	0	0
	x	0	0	1	0
	z	0	0	0	1

```
reg o1, o2, o3;
```

```
always @(p, q)
```

```
begin
```

```
$display("{p, q} = %d", {p, q});
```

```
case({p, q})
```

```
4'b0000, 4'b0101, 4'b1010, 4'b1111:
```

```
{o1, o2, o3} = 3'b100;
```

```
4'b0001, 4'b0010, 4'b0011, 4'b0110, 4'b0111, 4'b1011:
```

```
{o1, o2, o3} = 3'b010;
```

```
default:
```

```
{o1, o2, o3} = 3'b001;
```

```
endcase
```

```
end
```

p,q相等
此时

BEHAVIORAL MODELING(1) CASZ

```
reg o1, o2, o3;
always @(p, q)
begin
    $display("{p, q} = %d", {p, q});
    casez({p, q})
        4'b0000, 4'b0101, 4'b1010, 4'b1111:
            {o1, o2, o3} = 3'b100;
        4'b0001, 4'b0010, 4'b0011, 4'b0110, 4'b0111, 4'b1011:
            {o1, o2, o3} = 3'b010;
        default:
            {o1, o2, o3} = 3'b001;
    endcase
end
```

1 means match, 0 means NOT match					
casez	a \ b	0	1	x	z
	0	1	0	0	1
	1	0	1	0	1
	x	0	0	1	1
	z	1	1	1	1

casez({p,q})

4'b0000,4'b0101,4'b1010,4'b1111:
{o1, o2, o3} = 3'b100;

4'b0001, 4'b001z, 4'b011z, 4'b1011:
{o1, o2, o3} = 3'b010;

default: {o1, o2, o3} = 3'b001;

endcase

具有通配性

$$p < q \Leftrightarrow \begin{cases} p=00 & q=11/10 \\ p=01 & q=11/10 \end{cases}$$

BEHAVIORAL MODELING(1) CASEX

同时 ↑ x.z
仍通配性

		1 means match, 0 means NOT match			
caseX	a \ b	0	1	x	z
	0	1	0	1	1
	1	0	1	1	1
	x	1	1	1	1
	z	1	1	1	1

```

reg o1, o2, o3;
always @(p, q)
begin
    $display("{p, q} = %d", {p, q});
    case({p, q})
        4'b0000, 4'b0101, 4'b1010, 4'b1111:
            {o1, o2, o3} = 3'b100;
        4'b0001, 4'b0010, 4'b0011, 4'b0110, 4'b0111, 4'b1011:
            {o1, o2, o3} = 3'b010;
        default:
            {o1, o2, o3} = 3'b001;
    endcase
end
    
```

caseX({p,q})
 4'b0000,4'b0101,4'b1010,4'b1111:
 {o1, o2, o3} = 3'b100;
 4'b0001, 4'b001x, 4'b011x, 4'b1011:
 {o1, o2, o3} = 3'b010;
 default: {o1, o2, o3} = 3'b001;
 endcase

合并为 4'b0x1x

caseX({p,q})
 4'b0000,4'b0101,4'b1010,4'b1111:
 {o1, o2, o3} = 3'b100;
 4'b0001, 4'b001z, 4'b011z, 4'b1011:
 {o1, o2, o3} = 3'b010;
 default: {o1, o2, o3} = 3'b001;
 endcase

ENCODER 编码器: 对选中信号编码

An **encoder** is a device that **converts information from one format or code to another**, for the purposes of **standardization, speed or compression**.

Priority encoder

仅针对本 demo. 非固定

LSB's priority is the highest

最低 bit 位 \longleftrightarrow MSB: 最高 bit 位

input				output	
I3	I2	I1	I0	Y1	Y0
X	X	X	0	0	0
X	X	0	1	0	1
X	0	1	1	1	0
0	1	1	1	1	1

truth table of 4-2 pri-encoder

x 代表通配

优先级被选中: 0/1 都习惯表示选中信号

```
//4-2 priencoder
module encoder(
    input I0,
    input I1,
    input I2,
    input I3,
    output reg [1:0] Y
);
always @*
begin
    casex ({I3, I2, I1, I0})
        4'bxxx0: Y=2'b00;
        4'bxx01: Y=2'b01;
        4'bx011: Y=2'b10;
        4'b0111: Y=2'b11;
    endcase
end
endmodule
```

为 wire 类型
(默认)

仅 always & initial
中被赋值则为
reg


有 4 种, 但有
未表示的: 1111
 \Rightarrow 此时输出?
 \Rightarrow 有隐患

ENCODER(PRIORITY ENCODER)

```
//4-2 priencoder
module encoder(
    input I0,
    input I1,
    input I2,
    input I3,
    output reg [1:0] Y
);
always @*
begin
    casex ({I3, I2, I1, I0})
        4'bxxx0: Y=2'b00;
        4'bxx01: Y=2'b01;
        4'bx011: Y=2'b10;
        4'b0111: Y=2'b11;
    endcase
end
endmodule
```

```
module encoder_tb();
    reg sI0, sI1, sI2, sI3;
    wire [1:0] sY;

    encoder u(sI0, sI1, sI2, sI3, sY);
    initial
    begin
        {sI3, sI2, sI1, sI0} = 4'b0000;
        repeat (15)
            #10 {sI3, sI2, sI1, sI0} = {sI3, sI2, sI1, sI0} + 1;
        #10 $finish;
    end
endmodule
```




与1111存在的位置有关
并不是固定为1111


输出为0

$$f=15 \\ = (count-1)_{10} \\ = (16-1)_{10}$$

ENCODER(74148)



Logic diagram



Pin diagram

- **74148**: 8-3 priority encoder
低电平有效
- The input is low level effective, \Rightarrow 为0表示选中
and the output is 3 bit one's complement.
- HPRI illustrates that the MSB's priority is the highest
MSB 优先

封装后左右引脚数相同

ENCODER(74148)

- **EI**: Enable input 使能信号
- **EO**: Enable output
- **GS**: Group select

$$\overline{EO} = \overline{EI \overline{I_0} \overline{I_1} \overline{I_2} \overline{I_3} \overline{I_4} \overline{I_5} \overline{I_6} \overline{I_7}}$$

$$\overline{GS} = \overline{EI(I_0 + I_1 + I_2 + I_3 + I_4 + I_5 + I_6 + I_7)}$$

没有信号被选中


才工作. 没有时输出不变

拼接进行赋值
在程序中可以

input									output				
EI'	I0'	I1'	I2'	I3'	I4'	I5'	I6'	I7'	Y2'	Y1'	Y0'	GS'	EO'
1	X	X	X	X	X	X	X	X	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	1	1	0
0	X	X	X	X	X	X	X	0	0	0	0	0	1
0	X	X	X	X	X	X	0	1	0	0	1	0	1
0	X	X	X	X	X	0	1	1	0	1	0	0	1
0	X	X	X	X	0	1	1	1	0	1	1	0	1
0	X	X	X	0	1	1	1	1	1	0	0	0	1
0	X	X	0	1	1	1	1	1	1	0	1	0	1
0	X	0	1	1	1	1	1	1	1	1	0	0	1
0	0	1	1	1	1	1	1	1	1	1	1	0	1

truth table of 74148 pri-encoder

DECODER



- In digital electronics, a **binary Decoder** is a combinational logic circuit that **converts binary information from the n coded inputs to a maximum of 2^n unique outputs**. They are used in a wide variety of applications, including data du-multiplexing, seven segment displays, and memory address decoding.
- There are several types of binary decoders, but in all cases a decoder is an electronic circuit **with multiple input and multiple output signals**, which **converts every unique combination of input states to a specific combination of output states**.
- In addition to integer data inputs, some decoders also have one or more "enable" inputs. When the **enable input** is negated (disabled), all decoder outputs are forced to their inactive states.

DECODER (2-4 DECODER)


```
//2-4decoder
module decoder(
    input I0,
    input I1,
    output reg [3:0] Y
);
always @*
begin
    case ({I1, I0})
        2'b00: Y=4'b0001;
        2'b01: Y=4'b0010;
        2'b10: Y=4'b0100;
        2'b11: Y=4'b1000;
    endcase
end
endmodule
```

input		output			
I1	I0	Y3	Y2	Y1	Y0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

truth table 2-4 decoder

```
module decoder_tb();
    reg sI0, sI1;
    wire [3:0] sY;

    decoder u(sI0, sI1, sY);
    initial
    begin
        {sI1, sI0} = 0;
        repeat(3) #10 {sI1, sI0} = {sI1, sI0} + 1;
        #10 $finish;
    end
endmodule
```



ONE HOT CODING

独热码

- **One hot coding**, also known as one bit effective coding
 - use n-bit status register to code n states.
 - Each state has its own register bits, and at any time, only one of them is valid.

DECODER (3-8 DECODER)


input 3 bit
output 8 bit


Enable input
port

- How to implement an 3-8 decoder by using two 2-4 decoders?

```
module decoder_en #(parameter En_Num = 1)(  
    input I0,  
    input I1,  
    input [En_Num -1: 0]EN,  
    output reg [3:0] Y  
);  
always @* all INPUT  
begin  
    if(~EN)//low level effective  
    case ({I1,I0})  
        2'b00: Y=4'b0001;  
        2'b01: Y=4'b0010;  
        2'b10: Y=4'b0100;  
        2'b11: Y=4'b1000;  
    endcase  
    else  
        Y=4'b0000;  
    end  
end  
endmodule
```

默认为1








	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V
1																					
2																					
3																					
4																					
5																					
6																					
7																					
8																					
9																					
10																					

DECODER (3-8 DECODER)


```
module decoder_3_8_tb();  
    reg sI0, sI1, sI2;  
    wire [7:0] sY;  
  
    decoder_3_8_wrapper u(sI0, sI1, sI2, sY);  
  
    initial  
    begin  
        {sI2, sI1, sI0} = 0;  
        repeat(7) #10 {sI2, sI1, sI0} = {sI2, sI1, sI0} + 1;  
        #10 $finish;  
    end  
endmodule
```



DECODER (74138)



Logic diagram



Pin diagram

G1	G2A'	G2B'	C	B	A	Y0'	Y1'	Y2'	Y3'	Y4'	Y5'	Y6'	Y7'
0	X	X	X	X	X	1	1	1	1	1	1	1	1
X	1	X	X	X	X	1	1	1	1	1	1	1	1
X	X	1	X	X	X	1	1	1	1	1	1	1	1
1	0	0	0	0	0	0	1	1	1	1	1	1	1
1	0	0	0	0	1	1	0	1	1	1	1	1	1
1	0	0	0	1	0	1	1	0	1	1	1	1	1
1	0	0	0	1	1	1	1	1	0	1	1	1	1
1	0	0	1	0	0	1	1	1	1	1	0	1	1
1	0	0	1	0	1	1	1	1	1	1	1	0	1
1	0	0	1	1	0	1	1	1	1	1	1	1	0
1	0	0	1	1	1	1	1	1	1	1	1	1	0

truth table for 74138 decoder

PRACTICES(1)

$$\leq 2^n \rightarrow n$$

1. Design a 4-2 Programmable priority encoder in which the bit of input which has the highest priority is determined by another input signal, the priority is successively reduced from this bit to the right.
 - 1) ports:
 - a. Input port X is the encoded object which is encoded to Y, Y is the output port;
 - b. Another input port P which is used to indicate the index of the highest priority bit in X. for example: if the value of input which indicate the highest priority is 2, it means the priority bit from high to low is : 2 1 0 3
 - Ps: in this circuit, X is 4-bit width, the index of LSB is 0, the index of MSB is 3.
2. Build a testbench, do the simulation and verify the function of your design.

PRACTICES(2)

- Implement a 4-16 decoder by two 3-8 decoders. You can either modify the provided 3-8 decoder or design 74138 decoder
 - Do the design and verify the function of your design.
 - Create the constraint file, do the synthesis and implementation, generate the bitstream file and program the device, then test on the development board.