

A decorative graphic on the left side of the slide, consisting of a network of white lines and circles on a dark blue background, resembling a circuit board or a tree structure.

DIGITAL DESIGN

LAB12 FREQUENCY DIVIDER AND ITS APPLICATION (PROJECT RELATED)

2022 FALL TERM @ CSE . SUSTECH

LAB12

- Frequency Divider
 - Divide by even
 - Divide by odd
- Structure Design and Frequency Divider
 - Flowing light
 - 7-seg tube

CLOCK ON EGO1/MINISYS BOARD

The **100Mhz** is the most common basic clock frequency. We usually perform frequency division processing based on this frequency to obtain the clock we need.

- **EGO1** board includes a **100MHz** crystal oscillator connected to the main chip **P17** pin.
- **Minisys** board includes a **100MHz** crystal oscillator connected to the main chip **Y18** pin.

FREQUENCY DIVIDER

- A **Frequency Divider**, also called a **clock divider** or scaler or pre-scaler, is a circuit that takes an input signal of a frequency f_{in} , and generates an output signal of a frequency f_{out} :

$f_{out} = f_{in}/n$ (n is an integer).

- For power-of-2 integer division, a simple binary counter can be used, clocked by the input signal. The least-significant output bit alternates at $1/2$ the rate of the input clock, the next bit at $1/4$ the rate, the third bit at $1/8$ the rate, etc.
- An arrangement of flipflops is a classic method for integer- n division. Such division is frequency and phase coherent to the source over environmental variations including temperature. The easiest configuration is a series where each flip-flop is a divide-by-2. For a series of three of these, such system would be a divide-by-8. By adding additional logic gates to the chain of flip flops, other division ratios can be obtained. Integrated circuit logic families can provide a single chip solution for some common division ratios.

FREQUENCY DIVIDER(N:4)

```
`timescale 1ns / 1ps
module clk_div(input clk,rst_n,output reg clk_out);
    parameter period = 4;
    reg [3:0] cnt;
    always@(posedge clk, negedge rst_n)
    begin
        if(~rst_n)begin
            cnt <=0;
            clk_out<=0;
        end
        else
            if(cnt==((period>>1) - 1)) begin
                clk_out <= ~clk_out;
                cnt <=0;
            end
            else begin
                cnt <= cnt+1;
            end
        end
    end
endmodule
```

符号化的常量

其实一比特就够了

时钟上升沿到来

右移除2

电路主要用于实现比例关系，
rst是复位信号用（? : 给输出和计数器先赋值为0

```
`timescale 1ns / 1ps

module clk_div_tb( );
    reg clk,rst_n;
    wire clk_out;
    clk_div cd(clk,rst_n,clk_out);
    initial fork
        clk <=0;
        rst_n <=0;
        # 3 rst_n <= 1;
        forever
            #5 clk = ~clk;
    join
endmodule
```

fork & join 并行赋值



FREQUENCY DIVIDER(N:5)

此为5分频

```
timescale 1ns / 1ps
module clock_div(input clk,rst_n,output reg clk_out );
//reg [25:0]cnt;...
reg [2:0] step1,step2;
always@(posedge clk)begin
    if(~rst_n)begin
        step1<=3'b000;
    end
    else begin
        case(step1)
            3'b000: step1<=3'b001;
            3'b001: step1<=3'b011;
            3'b011: step1<=3'b100;
            3'b100: step1<=3'b010;
            3'b010: step1<=3'b000;
            default:step1<=3'b000;
        endcase
    end
end
end
```

Step是计数器

状态迁移是环
状：周期性时钟
信号

同一个时钟的上升和下降沿不能写在一个敏感列表内

```
assign clk_out=step1[0]|step2[0];
```

将两个黄色框内的
东西做或操作

```
always @(negedge clk,negedge rst_n)
    if(~rst_n)
        step2<=3'b000;
    else
        case(step2)
            3'b000: step2<=3'b001;
            3'b001: step2<=3'b011;
            3'b011: step2<=3'b100;
            3'b100: step2<=3'b010;
            3'b010: step2<=3'b000;
            default:step2<=3'b000;
        endcase
    end
endmodule
```

```
timescale 1ns / 1ps
```

testbench

```
module clock_div_tb( );
reg clk,rst_n;
wire clk_out;
clock_div cd(clk,rst_n,clk_out);
initial fork
    clk <=0;
    rst_n <=0;
    # 3 rst_n <= 1;
    forever
        #5 clk = ~clk;
join
endmodule
```



流水灯

DEMO1:FLOWING LIGHT1(1)

1ns: change too fast so what you can

see is they are all lit all the time

8盏灯

```
`timescale 1ns / 1ps
module flowing_light_lite(input clk,rst_n,output[7:0] led);
    reg [7:0] light_reg;
    always@(posedge clk,negedge rst_n)
    begin
        if(!rst_n)
            light_reg<=8'b0000_0001;
        else if(light_reg == 8'b1000_0000)
            light_reg<=8'b0000_0001;
        else
            light_reg<=light_reg<<1;
    end
    assign led = light_reg;
endmodule
```

复位有效，只点亮一盏灯

依次点亮左边的灯

``timescale 1ns / 1ps`

Change the timescale can't

`module flow_water_tb()`

change the real clock pin, so we

need to divide frequent

`reg clk,rst_n;`

`wire [7:0]led;`

`//flow_water_lights fs(clk,rst_n,led,cnt,ns);`

`flowing_light_lite fs(clk,rst_n,led);`

`initial fork`

`rst_n <=1'b0;` Reset first valid, after reset sign

`clk <= 1'b0;` invalid, the circuit begin


`#2 rst_n <=1'b1;`

`forever`

`#5 clk = ~clk;`

`join`

`endmodule`



DEMO1:FLOWING LIGHT1(2)

```
`timescale 1ns / 1ps
module flowing_light_lite(input clk,rst_n,output[7:0] led);
    reg [7:0] light_reg;
    always@(posedge clk,negedge rst_n)
    begin
        if(!rst_n)
            light_reg<=8'b0000_0001;
        else if(light_reg == 8'b1000_0000)
            light_reg<=8'b0000_0001;
        else
            light_reg<=light_reg<<1;
    end
    assign led = light_reg;
endmodule
```

Before time=0, 是不定态, 在1和0之间, 所以此处有rst的下降沿

Before creat the constraints file with the circuit, generate the bitstream file and program it on the FPGA chip of the board, think about the following question:

1. “**rst_n**” is high effective or low effective?
Is it a synchronous reset signal or an asynchronous reset signal?
Which is more suitable for the “rst_n”, a **switch** or a **button**?
Switch is better for button
2. If the “**clk**” is binded with pin “p17” of EGO1, How long does a cycle last based on the “clk”?
could it be recognized by human eyes?
3. While replace the operator “<<” with “<<<” in the code on the left hand, will the updated circuit work same as the original one?

Sequential logic:

敏感列表内只可以有有时钟跳变沿（必须）和rest跳变

>>> vs >>

a=11_0101_0101

a>>2= 0011010101

a>>>2=1111010101

DEMO2: FLOWING LIGHT2(1)

The clock frequency of 100Mhz is too fast to be recognized by human eyes. The 100Mhz clock need frequency division.

```
timescale 1ns / 1ps
module flash_led_top(
    input clk,
    input rst_n,
    input sw0,
    output [7:0] led
);

    wire clk_bps;
    counter counter(
        .clk( clk ),
        .rst_n( rst_n ),
        .clk_bps( clk_bps )
    );
    flash_led_ctl flash_led_ctl(
        .clk( clk ),
        .rst_n( rst_n ),
        .dir( sw0 ),
        .clk_bps( clk_bps ),
        .led( led )
    );
endmodule
```

```
21 module counter(
22     input clk,
23     input rst_n,
24     output clk_bps
25 );
26     reg [13:0] cnt_first, cnt_second;
27     always@(posedge clk, negedge rst_n)
28     if( !rst_n )
29         cnt_first <= 14'd0;
30     else if (cnt_first == 14'd10000)
31         cnt_first <= 14'd0;
32     else
33         cnt_first <= cnt_first + 1'b1;
34     always@(posedge clk, negedge rst_n)
35     if( !rst_n )
36         cnt_second <= 14'd0;
37     else if (cnt_second == 14'd10000)
38         cnt_second <= 14'd0;
39     else if ( cnt_first == 14'd10000)
40         cnt_second <= cnt_second + 1'b1;
41     else
42         cnt_second <= cnt_second;
43     assign clk_bps = cnt_second == 14'd10000;
44 endmodule
```

cnt_first: simple circle counter
cnt_second: add when the cnt_first is full
decimal number
only when cnt_second is ..., clk_bps is high

```
21 module flash_led_ctrl(
22     input clk,
23     input rst_n,
24     input dir,
25     input clk_bps,
26     output reg[7:0] led
27 );
28     always@(posedge clk or negedge rst_n)
29     if( !rst_n )
30         led <= 8'h80;
31     else
32         case( dir )
33         1'b0:
34             if(clk_bps)
35                 if( led != 8'h01 )
36                     led <= led >> 1'b1; //shift right
37             else
38                 led <= 8'h80;
39         1'b1:
40             if(clk_bps)
41                 if( led != 8'h80 )
42                     led <= led << 1'b1; //shift left
43             else
44                 led <= 8'h01;
45         endcase
46 endmodule
```

The output of module counter

DEMO2: FLOWING LIGHT2(2)



NOTES:

1. While test the circuit by simulation, the default simulation time(1000ns) need to be longer.

The simulation time cost is too long

2. While test the circuit by the board, Different constraint files are required according to the type of board(EGO1 or Minisys).


The pin of clock(100MHZ) on EGO1 board

```
set_property PACKAGE_PIN P17 [get_ports clk]
```

The pin of clock(100MHZ) on Minisys board

```
set_property PACKAGE_PIN Y18 [get_ports clk]
```

DEMO3 : 7-SEG TUBE(1)




p represent
the decimal
point

7-seg Tube: There are 2 group 7seg tubes on EGO1, each group share the same ctroller bits.


TASK:

Display 8 different numbers on 8 7seg tubes of EGO1 board.



DEMO3 : 7-SEG TUBE(2)


The code on the right hand is from lab8, the circuit reads the data from switch and show the number on the 7seg tubes .



```
module light_7seg_ego1(input [3:0]sw,output reg [7:0] seg_out, output [7:0] seg_en);
    assign seg_en = 8'hff; let all of the seg work
    always @ *
        case(sw)
            4'h0: seg_out = 8'b1111_1100; //0
            4'h1: seg_out = 8'b0110_0000; //1
            4'h2: seg_out = 8'b1101_1010; //2
            4'h3: seg_out = 8'b1111_0010; //3
            4'h4: seg_out = 8'b0110_0110; //4
            4'h5: seg_out = 8'b1011_0110; //5
            4'h6: seg_out = 8'b1011_1110; //6
            4'h7: seg_out = 8'b1110_0000; //7
            4'h8: seg_out = 8'b1111_1110; //8
            4'h9: seg_out = 8'b1110_0110; //9
            4'ha: seg_out = 8'b1110_1110; //A
            4'hb: seg_out = 8'b0011_1110; //B
            4'hc: seg_out = 8'b1001_1100; //C
            4'hd: seg_out = 8'b0111_1010; //D
            4'he: seg_out = 8'b1001_1110; //E
            4'hf: seg_out = 8'b1000_1110; //F
            default: seg_out = 8'b0000_0001;
        endcase
    endmodule
```


DEMO2 : 7-SEG TUBE(3)

Make use of the persistent of vision



Display different numbers on 8 7seg tubes of EGO1 board.

Tips:

1. There are 2 group 7seg tubes on EGO1, each group share the same controller bits.
2. The code of lab8 could be used in this exercise.

```
module scan_seg( rst_n, clk, seg_en, seg_out0, seg_out1 );
    input rst_n ; //reset: low effective
    input clk ; //system clock 100MHZ
    output reg [7:0] seg_en ; // selection on tube 0-7
    output [7:0] seg_out0 ; // seg0 selection
    output [7:0] seg_out1 ; // seg1 selection
```

```
    reg clkout;
    reg [31:0] cnt;
    reg [2:0] scan_cnt;
```

```
    parameter period = 200000; //500HZ stable
    // parameter period = 250000; //400HZ stable
    // parameter period = 5000000; //20HZ loop one by one
    // parameter period = 2500000; //40HZ twinkle
    // parameter period = 1000000; //100HZ twinkle
```

```
    always @(posedge clk, negedge rst_n) //frequency division : clk -> clk_out...
    always @(posedge clkout, negedge rst_n) //change scan_cnt based on clkout...
    always @ ( scan_cnt) //select tube...

    //module light_7seg_ego1(input [3:0]sw, output reg [7:0] seg_out0, seg_out1, seg_en);
    wire [7:0] useless_seg_en0, useless_seg_en1;
    light_7seg_ego1 u0(.sw({1'b0, scan_cnt}), .seg_out(seg_out0), .seg_en(useless_seg_en0));
    light_7seg_ego1 u1(.sw({1'b0, scan_cnt}), .seg_out(seg_out1), .seg_en(useless_seg_en1));
endmodule
```

The higher the f is,
the clearer the vision is.

frequency divide

Create counter
scan_count

DEMO3 : 7-SEG TUBE(4)

In this situation, should the clock frequency be as fast as possible, or as slow as possible ?

```
parameter period = 200000; //500HZ stable
// parameter period = 250000; //400HZ stable
// parameter period = 5000000; //20HZ loop one by one
// parameter period = 2500000; //40HZ twinkle
// parameter period = 1000000; //100HZ twinkle

always @(posedge clk, negedge rst_n) //frequency division : clk -> clk_out
begin
    if(!rst_n) begin
        cnt <= 0;
        clkout <= 0;
    end
    else begin
        if (cnt == (period>>1)-1)
            begin
                clkout <= ~clkout;
                cnt <= 0;
            end
        else
            cnt <= cnt+1;
        end
    end
end
```

```
always @(posedge clkout, negedge rst_n) //change scan_cnt based on clkout
begin
    if(~rst_n)
        scan_cnt <= 0;
    else begin
        if(scan_cnt==3'd7)
            scan_cnt <= 0;
        else
            scan_cnt <= scan_cnt + 1;
        end
    end
end
always @ ( scan_cnt) //select tube
begin
    case (scan_cnt)
        3'b000 : seg_en = 8'h01;
        3'b001 : seg_en = 8'h02;
        3'b010 : seg_en = 8'h04;
        3'b011 : seg_en = 8'h08;
        3'b100 : seg_en = 8'h10;
        3'b101 : seg_en = 8'h20;
        3'b110 : seg_en = 8'h40;
        3'b111 : seg_en = 8'h80;
        default: seg_en = 8'h00;
    endcase
end
```

Core control sign

in the 8 bits, only one digit is 1

PRACTICES

- 1. Implement a 'Breathing lamp' on Minsys board, the 'Breathing lamp' here is a led which light on for 1 seconds while light off for 1 seconds.
- 2. There is a buzzer on the EGO1/Minisys board, implement a circuit to Let the sound of buzzer be heard by human beings.
tips: while using EGO1 board, a headphones is needed to connect with the board for listenning.
In project, it can be use as an alarm
- 3. The starting switch of the induction cooker is equipped with a child lock button. The button will not take effect until it is pressed continuously for 2 second. Within 1 second of the child lock button taking effect, the induction cooker can be started only after the start switch is turned on, otherwise the induction cooker cannot be started. Implement the circuit to turn on the induction cooker.

TIPS

If you have any problem about frequency divider, wish this demo will help you.
2-stages is an easier way for understanding sequential circuit compared to 1-stage.

```
module clk_div_2(input clk,rst_n,output reg clk_out );

    parameter period=4;
    reg [3:0] cnt;
    reg [3:0] cnt_ns;
    reg clk_out_ns;
    always@(posedge clk,negedge rst_n)...

    always@(*)begin...

    always@(posedge clk,negedge rst_n)...

    always@(*)...
endmodule
```

```
always@(posedge clk,negedge rst_n)
begin
    if(~rst_n)begin...
    else
        clk_out<=clk_out_ns;
    end

    always@(*)begin
    if(~rst_n)
        clk_out_ns = 1;
    else
        if(cnt==((period>>1)-1))
            clk_out_ns = ~clk_out;
        else
            clk_out_ns = clk_out;
        end
    end
```

```
always@(posedge clk,negedge rst_n)
begin
    if(~rst_n)begin
        cnt<=0;
    end
    else begin
        cnt<=cnt_ns;
    end
end

always@(*)
begin
    if(cnt==((period>>1)-1))
        cnt_ns=0;
    else
        cnt_ns=cnt+1;
    end
```

