


DIGITAL DESIGN

LAB3 BITWISE OPERATION IN VERILOG, GATES IN RTL VS LUT IN FPGA

2022 FALL TERM



LAB3

- Verilog
 - Bitwise and logic operations in Verilog
- Design mode in Verilog
 - 1. data flow
- Vivado
 - Schematic of “TRL analysis” (Gates)
 - Schematic of “Synthesis” (LUT of FPGA chip)

BITWISE AND LOGICAL OPERATIONS IN VERILOG

Four-valued logic (The IEEE 1364 standard): 0, 1, Z (high impedance), and X (unknown logic value).

位运算
位逻辑运算符

书 顺序 +	a b	a nb	a n b
	0 0	1	
	0 1		
	1 0		
	1 1	1	1

优先级

$\sim ! > \& > \wedge \sim \wedge \wedge \sim > | > \&\& > ||$

使用括号去标记优先

一位位
逻辑并
↑
作为整体

Operator type	Operator symbols	Operation performed
Bitwise	\sim	Bitwise NOT (1's complement)
	$\&$	Bitwise AND
	$ $	Bitwise OR
	\wedge	Bitwise XOR 异或
	$\sim \wedge$ or $\wedge \sim$	Bitwise XNOR 同或
Logical	$!$	NOT
	$\&\&$	AND
	$ $	OR

DESIGN MODE IN VERILOG - DATA FLOW

- 1. Data flow design: using “assign” as *continuous assignment* , to transfer the data from input ports through variables to the output ports .

logical expression 3个输入信号	data flow in Verilog OK
$f(a,b,c) = abc + a'b$ 逻辑表达式	assign f = a & b & c ~a & b;
$f(a,b,c) = \sum(2,4,5,6) = a'bc' + ab'c' + ab'c + abc'$	assign f = ~a&b&~c a&~b&~c a& ~b&c a&b&~c;

Operator : ~ & ^ ~& ~~ | ! && ||
 Priority:
 ~ ! > & > ^ ~& ~~ > | > && > ||

Operator type	Operator symbols	Operation performed
Bitwise	~	Bitwise NOT (1's complement)
	&	Bitwise AND
		Bitwise OR
	^	Bitwise XOR 异或
	~~ or ~~	Bitwise XNOR 同或
Logical	!	NOT
	&&	AND
		OR

DATA FLOW DESIGN

Demo: a) $q1 = x$ b) $q2 = x + xy$ c) $q3 = x(x + y)$

```
module lab3_df(
    input x,
    input y,          不指定位宽
    output q1,        ↓
    output q2,        默认为1
    output q3
);

    assign q1 = x;
    assign q2 = x | (x & y);
    assign q3 = x & (x | y);

endmodule
```

等待

```
module lab3_df_sim();
    reg simx, simy; // 指定输入为 reg 类型
    wire simq1, simq2, simq3;
    lab3_df u_df(
        .x(simx), .y(simy), .q1(simq1), .q2(simq2), .q3(simq3)
    );

    initial
    begin
        simx=0;
        simy=0;
        #10 边沿：不延时，只会在时钟边沿取值
        simx=0;
        simy=1;
        #10 总：因所有赋值都发生在时钟边沿，只保留了最后值。
        simx=1;
        simy=0;
        #10 且时间常数ns
        simx=1;
        simy=1;
    end
endmodule
```

SIMULATION - Behavioral Simulation - Functional - sim_1 - lab3_df_sim

0.001 ns

Name	Value
simx	0
simy	0
simq1	0
simq2	0
simq3	0

0 ns 10 ns 20 ns 30 ns 40 ns

5

Elaborated Design - K7A3500#324-1 (active)

Elaborated Design is out-of-date. Design sources were modified. details Reload

Sources x Reload ? Updating ⚙

Design Sources (2)
└ lab3_dv (lab3_dv)
└ addition2bit (addition2bit.v)

Constraints
└ constrs_1

Simulation Sources (2)
└ sim_1 (2)
 └ lab2_addition_sim (lab2_addition_sim.v) (2)
 └ lab3_dv (lab3_dv)

Hierarchy Libraries Compile Order

Source File Properties
lab3_dv
Enabled
Location: C:/Users/Administrator/project_1/lab2_addition.scr
Type: Verilog

General Properties

Tcl Console Messages Log Reports Design Runs

Name Constraints Status WNS TNS WHS THS TPWS Total Power Failed Routes LUT FF BRAMs URAM DSP Start E

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAMs	URAM	DSP	Start	E
synth_1	constrs_1	Synthesis Out-of-date								2	0	0.00	0	0	9/2...	
impl_1	constrs_1	Not started														

每个 pro 有一个顶层模块(粗) 可右键更改



```
1 //timescale 1ns / 1ps
2
3 module lab2_addition_sim();
4   reg [1:0] in1_sim,in2_sim;
5   wire [2:0] out1_sim,out2_sim;
6   addition2bit ual(.add_int(in1_sim), .add_in2(in2_sim), .add_out(out1_sim));
7   addition2bit_operator ua2(.a(in1_sim), .b(in2_sim), .sum(out2_sim));
8
9   initial begin
10     in1_sim = 2'b0; in2_sim = 2'b0;
11     repeat(15) #10 [in1_sim,in2_sim] = {in1_sim,in2_sim} + 1;
12     $finish();
13   end
14 endmodule
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
```

Bitstream



SCHEMATIC IN 'RTL ANALYSIS'

```
module lab3_df(
    input x,
    input y,
    output q1,
    output q2,
    output q3
);
    assign q1 = x;
    assign q2 = x | (x & y);
    assign q3 = x & (x | y);

endmodule
```




SCHEMATIC IN 'SYNTHESIS'(1)




```
module addition2bit(
    input [1:0] add_in1,
    input [1:0] add_in2,
    output [2:0] add_out
);
    assign add_out = add_in1+add_in2;
endmodule
```


SCHEMATIC IN 'SYNTHESIS'(2)

- Double click the LUT in schematic window




- In the 'Cell Properties' window , choose 'Truth Table' , the truth table of the cell is shown





又被修及
其中內容可見

LUT: Look up table
查表



Tcl Console x Messages Log Reports Design Runs


INFO: [Project 1-570] Preparing netlist for logic synthesis.
INFO: [Opt 31-138] Pushed 0 inverters(s) to 0 valid pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 : elapsed = 00:00:08 . Memory (MB): peak = 1234.043 : gain = 395.891

Type a Tcl command here



DELL



名字要简单，用PI就好

PRACTICE1

约束条件用于
三输入双输出公对应
关系

- 1. Do the circuit design:

- There are 3 inputs: x, y and z, 3 output: o1,o2 and o3(all of them are 1 bit width)
- The logical expression between inputs and outputs are:

$$o1 = xyz + xyz', \quad o2 = xy(z+z'), \quad o3 = xy$$

反而一个 logic gate \Rightarrow 用包↓ (功耗)
 \Rightarrow 电源 Area↓

Implement the circuit by using data flow

- 2. Get the schematic of the circuit in “RTL analysis” and “Synthesis” respectively, describe the differences between them.

PRACTICE1

- 3. create testbench, do simulation to verify function of the design.
make your conclusion about the following the by using the waveform of simluation.

$$xyz + xyz' = xy(z+z') = xy$$

- 4. generate bitstream file, test the circuit on the board
- 5. For 3 circuit : o1= $xyz + xyz'$, o2= $xy(z+z')$, o3= xy , Which circit is better,why ?