

Lab 3 Evaluation Sheet

Section: _____
 Student Name: _____
 Mg: _____

Lab Exercises	TA Initials	Score
Initial Single cycle block diagram (use software to draw, dont copy from book or note, should include major blocks, all muxes, critical signal length and name)	_____	_____/12
Code for single cycle blocks (At minimum, you are required to have a complete controller that decodes all instructions which you should finish to recieve points)	_____	_____/10
<i>Program 1:</i> Correct behavior using sim to generate the product.	_____	_____/05
<i>Program 2:</i> Correct behavior using sim to generate multiple products.	_____	_____/05
<i>Program 3:</i> Correct behavior using sim to generate number of days (from December 14, 2012)	_____	_____/05
<i>Program 1:</i> Data stored in hardware memory address: 0x3FFC is correct.	_____	_____/08
<i>Program 2:</i> Data stored in hardware memory address: 0x3FFC is correct.	_____	_____/08
<i>Program 3:</i> Data stored in hardware memory address: 0x3FFC is correct.	_____	_____/08
<i>debug1.vhd</i> successfully compiles	_____	_____/03
<i>debug2.vhd</i> successfully compiles	_____	_____/03

Predicted values of A, B, C, D, E, sel ,
and $sel2$ in *debug3.vhd* are:

$A = \underline{\hspace{1cm}}$ $B = \underline{\hspace{1cm}}$ $C = \underline{\hspace{1cm}}$
 $D = \underline{\hspace{1cm}}$ $E = \underline{\hspace{1cm}}$ $sel = \underline{\hspace{1cm}}$
 $sel2 = \underline{\hspace{1cm}}$

Why do the resulting signals have X's and U's
in them? Do any bits of the signal match? Why?

 /05

which lines can be changed to make it work
(comment what lines do):

 /03

Cause of the error in *debug4.vhd*:

 /03

Cause of the error in *debug5.vhd*:

 /03