Lab 1 Evaluation Sheet

Section: Student Name: Mg:	_	
Lab Exercises	TA Initials	Score
Complete VHDL code for the design		/05
Adequate commenting of the VHDL code		/05
Successful software test bench run		/10
Generate clean synthesized net list		/05
Successful net list synthesis with synthesized test bench run		/05
Total combinational functions = Total registers = Worst case setup time = Worst case delay from clock edge to output time = Worst case hold time = worst case path delay =		
Correct hardware behavior		/05