## Lab 3 Evaluation Sheet

Section:		
Student Name:		
Mg:		
Lab Exercises	TA Initials	Score
Initial Single cycle block diagram (use software to draw, dont copy from book or note,		
should include major blocks, all muxes, critical signal length and name)		/12
Code for single cycle blocks (At minimum, you are required to have a		
complete controller that decodes all instructions which you should finish to recieve points)		/10
Program 1: Correct behavior using sim to generate the product.		/05
Program 2: Correct behavior using sim to generate multiple products.		/05
Program 3: Correct behavior using sim to generate number of days (from December 14, 2012)		/05
Program 1: Data stored in hardware memory address: <b>0x3FFC</b> is correct.		/08
Program 2: Data stored in hardware memory address: <b>0x3FFC</b> is correct.		/08
Program 3: Data stored in hardware memory address: <b>0x3FFC</b> is correct.		/08
debug1.vhd successfully compiles		/03
dehua? and successfully compiles		/03

Predicted values of $A,B,C,D,E,sel$ , and $sel2$ in $debug3.vhd$ are: $A=                                    $	
Why do the resulting signals have X's and U's in them? Do any bits of the signal match? Why?	
which lines can be changed to make it work (comment what lines do):	
Cause of the error in debug4.vhd:	
Cause of the error in $debug5.vhd$ :	
	 /03