


32 Bit register




input or output data — {
 R_t - source register
 R_s - 2nd source register
 R_d - destination register
 clk - clock
 S_1 - Select For R_s
 S_2 - select For R_t
 S_3 - Select For R_d
 WE global write enable

0 1
 1 2
 2 4
 3 8
 4 16
 32
 4 Bits need to specify any ~~one~~ one of 32 registers


1 Bit register

Note: can hard wire Set & reset to 1 right now and can use them later or not at all




$\overline{\text{reset}}$	$\overline{\text{CLR}}$	CLK	D	Q
0	1	X	X	1
1	0	X	X	0
0	0	X	X	X X
			X	
1	1	↑	1	1
1	1	↑	0	0
1	1	↑	X	Q_0

4:32 is needed For register Decoder




32:1 MUX

16 + 8 + 4 + 2 + 1 internal carries



can I reverse the inputs of the first array

0



internal carry of register n

internal carry n corresponds to

16 isn't working

looks at running a VHDL process
this lets you write out
out a consecutive

- add the mux to the add subtractor
- one as an input the other from register
- do this in the processor file

rd_select = place to store value

rs_select = register that is always put into ALU

rt = register when adding 2 together

- 0 - add
- 1 - addi
- 2 - sub
- 3 - subi

rd_select
rs_select
rt_select

