

## User Manual For Embedded Study

Porting U-boot-2012.10 & Linux 3.9-rc6 To OK6410-A.

East China Institute Of Technology
E-mail:houstar@foxmail.com

Houstar

#### Part 1.U-boot

# Repository. You can download here. <a href="https://github.com/houstar/u-boot-2012.10">https://github.com/houstar/u-boot-2012.10</a>

#### Rule

#### \$ this color means command execute in shell(or terminal)

#### this color means OK6410's bootload information

- -: means delete current line
- +: means add code in current line

#### Prepare 1

- 1, Crosstool: arm-unknown-linux-uclibceabi-gcc
- 2.OS: Archlinux
- 3,Board:OK6410-A,4G Nand flash updated.
- 4,SD:4G Kingstone
- 5, Serial line & USB to Serial line
- If you want to download my tools, please contact with me.E-
- mail:houstar@foxmail.com
- 6. You must install git which known as Version Control System that you can find where I modified and so on.
- 7. Also you must install lib named lusb.
- 8.My OS: Archlinux
- 9,My Cross tool:arm-unknown-linux-uclibceabi-gcc

#### \$ arm-unknown-linux-uclibceabi-gcc -v

Using built-in specs.

- COLLECT GCC=arm-unknown-linux-uclibceabi-gcc
- COLLECT\_LTO\_WRAPPER=/usr/local/clfs/cross-tools/libexec/gcc/arm-unknown-linux-uclibceabi/4.7.0/lto-wrapper

Target: arm-unknown-linux-uclibceabi Configured with: ../gcc-4.7.0/configure --prefix=/usr/local/clfs/cross-tools --build=x86\_64-cross-linux-gnu-target=arm-unknown-linux-uclibceabi --host=x86\_64-cross-linux-gnu-with-sysroot=/usr/local/clfs--disable-nls--enable-shared--enable-languages=c,c++--enable-c99--enable-long-long--with-mpfr=/usr/local/clfs/cross-tools--with-gmp=/usr/local/clfs/cross-tools--with-mpc=/usr/local/clfs/cross-tools--disable-multilib--with-abi=aapcs--with-cpu=arm1176jzf-s--with-mode=arm--with-float=hard--with-fpu=vfp Thread model: posix gcc version 4.7.0 (GCC)

#### Prepare 2

Assume that you are already know how to use Linux, such as these commands:ls,tar,rm,mkdir,vim,gcc,make.Now let's us enjoy the road to embedded world.As far as we known, If we have a skillfull PM ,we will contribute ourself to the society.

\$make ARCH=arm CROSS\_COMPILE=arm-unknown-linux-uclibceabismdk6400 config

If you can find u-boot.bin & u-boot-nand.bin,it proves that you're already installed cross tool successfully!

### **Chapter 1, Start**

#### Step 1.Copy directory.

Aussume that you have been downloaded the u-boot into root directory. Now you should change directory to the u-boot.

#### \$ait init

Initialized empty Git repository in /home/houstar/GitRepo/u-boot/.git/

\$git add.

\$git commit -m 'origin edition'

Now we new directory, you can find difference as followed which use git status command:

#### \$ git status

```
# On branch master
# Changes to be committed:
   (use "git reset HEAD <file>..." to unstage)
#
#
     new file: arch/arm/include/asm/arch-s3c64xx/s3c6410.h
#
     new file: board/samsung/smdk6410/.gitignore
#
     new file: board/samsung/smdk6410/Makefile
     new file: board/samsung/smdk6410/config.mk
#
#
     new file: board/samsung/smdk6410/lowlevel init.S
     new file: board/samsung/smdk6410/smdk6400.c
#
```

```
# new file: board/samsung/smdk6410/smdk6400_nand_spl.c
new file: board/samsung/smdk6410/u-boot-nand.lds
new file: include/configs/smdk6410.h
new file: nand_spl/board/samsung/smdk6410/Makefile
new file: nand_spl/board/samsung/smdk6410/config.mk
new file: nand_spl/board/samsung/smdk6410/u-boot.lds
#
```

# **Step 2.Rename** those files, We use git mv in /board/samsung/smdk6410/

\$ git mv smdk6400.c smdk6410.c

\$ git mv smdk6400 nand spl.c smdk6410 nand spl.c

Check the status.

```
$ git status
```

```
# On branch master
# Changes to be committed:
   (use "git reset HEAD <file>..." to unstage)
#
#
     new file: ../../arch/arm/include/asm/arch-s3c64xx/s3c6410.h
#
#
     new file: .gitignore
#
     new file: Makefile
#
     new file: config.mk
     new file: lowlevel init.S
#
     new file: smdk6410.c
#
     new file: smdk6410_nand_spl.c
#
     new file: u-boot-nand.lds
#
#
     new file: ../../include/configs/smdk6410.h
     new file: ../../nand spl/board/samsung/smdk6410/Makefile
#
#
     new file: ../../nand spl/board/samsung/smdk6410/config.mk
#
     new file: ../../nand spl/board/samsung/smdk6410/u-boot.lds
#
```

#### Step 3,In these directory.

 $1,\!/board/samsung/smdk6410,\!smdk6410.c~\&~lowlevel\_init.S$ 

/arch/arm/cpu/arm1176/s3c64xx, cpu\_init.S,reset.S,speed.S&timer.S /drivers/mtd/nand, s3c64xx.c /drivers/serial,s3c64xx.c /drivers/usb/host,s3c64xx-hcd.c

modify #include <asm/arch/s3c6400.h> as #include<asm/arch/s3c6410.h>

2,/nand\_spl/board/samsung/smdk6410/ Makefile. Through all file replace smdk6400 as smdk6410

3,/include/configs/smdk6410.h

```
#define CONFIG_S3C6400 -->#define CONFIG_S3C6410
#define CONFIG_SMDK6400 -->#define CONFIG_SMDK6410
4,/arch/arm/include/asm/s3c64xx/s3c6410.h
-#ifndef S3C6400_H
-#define S3C6400_H
+#ifndef S3C6410_H

5,Makefile.
Add these under smdk6400_noUSB_config:
```

```
smdk6410_noUSB_config
smdk6410_config : unconfig
@mkdir -p $(obj)include $(obj)board/samsung/smdk6410
@mkdir -p $(obj)nand_spl/board/samsung/smdk6410
@echo "#define CONFIG_NAND_U_BOOT" > $(obj)include/config.h
@echo "CONFIG_NAND_U_BOOT = y" >> $(obj)include/config.mk
@if [ -z "$(findstring smdk6410_noUSB_config,$@)" ]; then
\
echo "RAM_TEXT = 0x57e00000" >> $
(obj)board/samsung/smdk6410/config.tmp;\
else
echo "RAM_TEXT = 0xc7e00000" >> $
(obj)board/samsung/smdk6410/config.tmp;\
fi
@$(MKCONFIG) smdk6410 arm arm1176 smdk6410 samsung s3c64xx
@echo "CONFIG_NAND_U_BOOT = y" >> $(obj)include/config.mk
```

Now we check the status. Verify..... Yeah, Hope we can successed.

#### \$ git status

```
# On branch master
# Changes to be committed:
  (use "git reset HEAD <file>..." to unstage)
#
#
#
     new file: arch/arm/include/asm/arch-s3c64xx/s3c6410.h
     new file: board/samsung/smdk6410/.gitignore
#
#
     new file: board/samsung/smdk6410/Makefile
     new file: board/samsung/smdk6410/config.mk
#
     new file: board/samsung/smdk6410/lowlevel init.S
#
     new file: board/samsung/smdk6410/smdk6410.c
#
#
     new file: board/samsung/smdk6410/smdk6410 nand spl.c
#
     new file: board/samsung/smdk6410/u-boot-nand.lds
#
     new file: include/configs/smdk6410.h
#
     new file: nand spl/board/samsung/smdk6410/Makefile
#
     new file: nand spl/board/samsung/smdk6410/config.mk
#
     new file: nand spl/board/samsung/smdk6410/u-boot.lds
```

```
#
# Changes not staged for commit:
   (use "git add <file>..." to update what will be committed)
   (use "git checkout -- <file>..." to discard changes in working directory)
#
#
#
     modified: Makefile
     modified: arch/arm/cpu/arm1176/s3c64xx/Makefile
#
#
     modified: arch/arm/cpu/arm1176/s3c64xx/cpu init.S
#
     modified:
               arch/arm/cpu/arm1176/s3c64xx/reset.S
#
               arch/arm/cpu/arm1176/s3c64xx/speed.c
     modified:
#
     modified:
               arch/arm/cpu/arm1176/s3c64xx/timer.c
#
     modified: arch/arm/include/asm/arch-s3c64xx/s3c6410.h
#
     modified: board/samsung/smdk6410/Makefile
#
     modified: board/samsung/smdk6410/lowlevel init.S
     modified: board/samsung/smdk6410/smdk6410.c
#
     modified: drivers/mtd/nand/s3c64xx.c
#
     modified: drivers/serial/s3c64xx.c
#
#
     modified: drivers/usb/host/s3c64xx-hcd.c
#
     modified: include/configs/smdk6410.h
#
     modified: nand spl/board/samsung/smdk6410/Makefile
#
```

Verify we are right now or not.Compiling......

#### Step 4, configuration.

```
$ make ARCH=arm CROSS_COMPILE=arm-unknown-linux-uclibceabismdk6410 config
```

warning: Please migrate to boards.cfg. Failure to do so will mean removal of your board in the next release.

Configuring for smdk6410 board...

#### Step 5 ,compiling.

# · · ·

\$ make ARCH=arm CROSS COMPILE=arm-unknown-linux-uclibceabi-

arm-unknown-linux-uclibceabi-objcopy -O binary hello\_world hello\_world.bin 2>/dev/null

make[1]: Leaving directory `/home/houstar/GitRepo/u-boot/examples/standalone' make -C examples/api all

make[1]: Entering directory `/home/houstar/GitRepo/u-boot/examples/api'

make[1]: Nothing to be done for `all'.

make[1]: Leaving directory `/home/houstar/GitRepo/u-boot/examples/api' 3,Now we test.

1,Firstly,we should have dnw client that we can transform files through USB. Dnw.c

```
/*you should use lsusb to find out the actual vender ID & product ID of board.
 * make CFLAGS= -lusb
 * Author:
             houstar <houstar@foxmail.com>
 * License:
               GPL
 */
#include <stdio.h>
#include <usb.h>
#include <errno.h>
#include <sys/stat.h>
#include <fcntl.h>
#include <unistd.h>
#define OK6410 VENDOR ID
                                0x04e8
#define OK6410_PRODUCT_ID
                                0x1234
#define OK6410 RAM BASE
                                0x50200000
/*
// FS2410
#define RAM BASE
                            FS2410 RAM BASE
#define VENDOR ID
                            FS2410 VENDOR ID
#define PRODUCT ID
                            FS2410 PRODUCT ID
*/
// 0K6410
#define RAM BASE
                            OK6410 RAM BASE
#define VENDOR ID
                            OK6410 VENDOR ID
#define PRODUCT ID
                            OK6410 PRODUCT ID
struct usb dev handle * open port()
{
        struct usb_bus *busses, *bus;
        usb init();
        usb find busses();
        usb find devices();
        busses = usb get busses();
        for(bus=busses; bus; bus=bus->next)
                struct usb device *dev;
                for(dev=bus->devices;dev;dev=dev->next)
                {
                        if( VENDOR ID==dev->descriptor.idVendor
                                        && PRODUCT ID==dev->descriptor.idProduct)
                        {
                                printf("Target usb device found!\n");
```

```
struct usb dev handle *hdev = usb open(dev);
                                if(!hdev)
                                 {
                                         perror("Cannot open device");
                                 }
                                 else
                                 {
                                         if(0!=usb_claim_interface(hdev, 0))
                                         {
                                                 perror("Cannot claim interface");
                                                 usb close(hdev);
                                                 hdev = NULL;
                                         }
                                 }
                                 return hdev;
                        }
                }
        }
        printf("Target usb device not found!\n");
        return NULL;
}
void usage()
{
        printf("Usage: dnw2 <file>\n\n");
unsigned char* prepare write buf(char *filename, unsigned int *len)
{
        unsigned char *write buf = NULL;
        struct stat fs;
        int fd = open(filename, 0 RDONLY);
        if(-1==fd)
        {
                perror("Cannot open file");
                return NULL;
        if(-1==fstat(fd, &fs))
                perror("Cannot get file size");
                goto error;
        write buf = (unsigned char*)malloc(fs.st size+10);
        if(NULL==write buf)
        {
                perror("malloc failed");
                goto error;
        if(fs.st size != read(fd, write buf+8, fs.st size))
                perror("Reading file failed");
                goto error;
        printf("Filename : %s\n", filename);
        printf("Filesize : %d bytes\n", fs.st_size);
        *((u int32 t*)write buf) = RAM BASE;
                                                    //download address
        *((u int32 t*)write buf+1) = fs.st size + 10; //download size;
```

```
*len = fs.st size + 10;
       return write buf;
error:
       if(fd!=-1) close(fd);
       if(NULL!=write buf) free(write buf);
       fs.st size = 0;
       return NULL;
}
int main(int argc, char *argv[])
{
       if(2!=argc)
              usage();
               return 1;
       struct usb dev handle *hdev = open port();
       if(!hdev)
       {
               return 1;
       }
       unsigned int len = 0;
       unsigned char* write buf = prepare write buf(argv[1], &len);
       if(NULL==write buf) return 1;
       unsigned int remain = len;
       unsigned int towrite;
       printf("Writing data ...\n");
       while(remain)
               towrite = remain>512 ? 512 : remain;
               if(towrite != usb bulk write(hdev, 0x02, write buf+(len-remain),
towrite, 3000))
               {
                      perror("usb_bulk_write failed");
                      break;
               remain-=towrite:
               fflush(stdout);
       if(0==remain) printf("Done!\n");
       return 0;
}
```

#### \$ gcc -o dnw dnw.c -lusb

#### \$ sudo cp dnw /usr/local/bin

Then we flash OK6410\_SDboot.nb0 to SD card which can let board boot from USD download. Set OK6410's switch boot from SD card which can print such information to terminal through serial by minicom.

+-----+

TE6410 USB OTG Downloader v0.1 (2009.12.22) |

Forlinx embedded www.witech.com.cn |

+-----+

ARMCLK: 532.00MHz HCLKx2: 266.00MHz HCLK: 133.00MHz PCLK:

66.50MHz

VIC mode / Sync Mode

USB host is not connected yet. Waiting for USB host connection.

!!! USB host is connected !!!

- Bulk In EP: 1
- Bulk Out EP: 2
- Speed: High

- Op Mode: DMA mode

Download & Run is selected

Select a file to download in DNW

#### Step 6, Then execute...

#### \$ sudo dnw u-boot.bin

Target usb device found! Filename : u-boot.bin Filesize : 244816 bytes

Writing data ...

100% 244826 bytes Done!

And the terminal will print such things.

[ADDRESS:57e00000h,TOTAL:244826(0x3bc50)]

(2.905MB/s,0.080s)

Checksum is being cal culated.... (If you want to skip, press 'x' key)

Checksum Value => MEM:91fb DNW:0

Checksum failed.

v**��** 

U-Boot 2012.10-g16fc28c-dirty (Mar 29 2013 - 05:45:49) for SMDK6400

CPU: S3C6400@533MHz Fclk = 533MHz, Hclk = 133MHz, Pclk = 66MHz (ASYNC Mode) Board: SMDK6400 DRAM: 128 MiB WARNING: Caches not enabled Flash: \*\*\* failed \*\*\* ### ERROR ### Please RESET the board ### There is an error ocurred cause we havn't flash on the board. So we uncomment function under line 541 & 301 like this //hang(); Compile and test again. But still now we have a problem like this, too. raise: Signal # 8 caught looped never stop. arch/arm/cpu/arm1176/s3c64xx/timer.c View file @ 794deb4 @@ -37.13 +37.18 @@ \* Foundation, Inc., 59 Temple Place, Suite 330, Boston, \* MA 02111-1307 USA \*/ #include <common.h> #include <asm/proc-armv/ptrace.h> #include <asm/arch/s3c6410.h> #include <div64.h> -static ulong timer load val; +//static ulong timer load val; +DECLARE GLOBAL DATA PTR; +/\* modified bugs:raise:Signal 8# caught\*/ +#define timer load val (gd->timer rate hz) +#define timer clk (gd->tbl) +#define timestamp (gd->timer reset value) +#define lastdec (qd->lastinc) #define PRESCALER 167 @@ -62,9 +67,9 @@ static inline ulong read timer(void) /\* Internal tick units \*/ /\* Last decremneter snapshot \*/ -static unsigned long lastdec; +//static unsigned long lastdec; /\* Monotonic incrementing timer \*/ -static unsigned long long timestamp; +//static unsigned long long timestamp;

U-Boot 2012.10-g16fc28c-dirty (Mar 29 2013 - 06:29:06) for SMDK6400

```
S3C6400@533MHz
     Fclk = 533MHz, Hclk = 133MHz, Pclk = 66MHz (ASYNC Mode)
Board: SMDK6400
DRAM: 128 MiB
WARNING: Caches not enabled
Flash: *** failed ***
NAND: No oob scheme defined for oobsize 218
4096 MiB
*** Warning - bad CRC, using default environment
    serial
In:
Out: serial
                             U-Boot 2012.10-q16fc28c-dirty (Mar 29 2013 -
06:29:06) for SMDK6400
CPU:
       S3C6400@533MHz
     Fclk = 533MHz, Hclk = 133MHz, Pclk = 66MHz (ASYNC Mode)
Board: SMDK6400
DRAM: 128 MiB
WARNING: Caches not enabled
Flash: *** failed ***
NAND: No oob scheme defined for oobsize 218
4096 MiB
*** Warning - bad CRC, using default environment
In: serial
Out: serial
Err: serial
Net: CS8900-0
Hit any key to stop autoboot: 0
SMDK6400 #
```

#### Lastly, Conclusion:

```
$ git status
# On branch master
# Changes to be committed:
# (use "git reset HEAD <file>..." to unstage)
#
#
     modified: Makefile
     modified: arch/arm/cpu/arm1176/s3c64xx/Makefile
#
#
     modified: arch/arm/cpu/arm1176/s3c64xx/cpu init.S
#
     modified: arch/arm/cpu/arm1176/s3c64xx/reset.S
     modified: arch/arm/cpu/arm1176/s3c64xx/speed.c
#
     modified: arch/arm/cpu/arm1176/s3c64xx/timer.c
#
     new file: arch/arm/include/asm/arch-s3c64xx/s3c6410.h
#
#
     modified: arch/arm/lib/board.c
```

```
#
     new file: board/samsung/smdk6410/.gitignore
#
     new file: board/samsung/smdk6410/Makefile
#
     new file: board/samsung/smdk6410/config.mk
     new file: board/samsung/smdk6410/lowlevel init.S
#
#
     new file: board/samsung/smdk6410/smdk6410.c
#
     new file: board/samsung/smdk6410/smdk6410 nand spl.c
     new file: board/samsung/smdk6410/u-boot-nand.lds
#
#
     modified: drivers/mtd/nand/s3c64xx.c
#
     modified: drivers/serial/s3c64xx.c
     modified: drivers/usb/host/s3c64xx-hcd.c
#
#
     new file: include/configs/smdk6410.h
#
     new file: nand spl/board/samsung/smdk6410/Makefile
#
     new file: nand spl/board/samsung/smdk6410/config.mk
              nand spl/board/samsung/smdk6410/u-boot.lds
#
     new file:
#
```

## **Chapter 2.Net Driver**

#### Step 1, Modified files use git status to check.

```
$ git status
# On branch master
# Changes not staged for commit:
   (use "git add <file>..." to update what will be committed)
   (use "git checkout -- <file>..." to discard changes in working directory)
#
#
#
     modified: arch/arm/lib/cache.c
#
     modified: board/samsung/smdk6410/lowlevel init.S
#
     modified: board/samsung/smdk6410/smdk6410.c
     modified: include/configs/smdk6410.h
#
#
     modified: nand spl/u-boot-spl
     modified: nand spl/u-boot-spl.map
#
#
```

#### Step 2.Use git diff to see in detail.

```
$ git diff
diff --git a/arch/arm/lib/cache.c b/arch/arm/lib/cache.c
index b545fb7..44f0a7d 100644
--- a/arch/arm/lib/cache.c
+++ b/arch/arm/lib/cache.c
@@ -43,10 +43,10 @@ void __flush_cache(unsigned long start, unsigned long size)
void flush_cache(unsigned long start, unsigned long size)
    __attribute__((weak, alias("__flush_cache")));
-/*
- * Default implementation:
```

```
- * do a range flush for the entire range
- */
     /*
+
+
      * Default implementation:
     * do a range flush for the entire range
+
+
void flush dcache all(void)
     flush cache(0, \sim 0);
@@ -55,13 +55,17 @@ void flush dcache all(void)
     attribute ((weak, alias(" flush dcache all")));
-/*
- * Default implementation of enable caches()
- * Real implementation should be in platform code
     /*
+
      * Default implementation of enable caches()
     * Real implementation should be in platform code
+
+
void __enable caches(void)
     puts("WARNING: Caches not enabled\n");
+
     icache enable();
     if(!icache status())
+
+
     {
+
           puts("WARNING: iCaches not enabled\n");
     }
+
void enable caches(void)
       attribute ((weak, alias(" enable caches")));
diff --qit a/board/samsung/smdk6410/lowlevel init.S
b/board/samsung/smdk6410/lowlevel init.S
index 5800755..58a546b 100644
--- a/board/samsung/smdk6410/lowlevel init.S
+++ b/board/samsung/smdk6410/lowlevel init.S
@@ -51,16 +51,31 @@ TEXT BASE:
lowlevel init:
     mov r12, lr
     /* LED on only #8 */
          r0, =ELFIN GPIO BASE
     ldr
          r1, =0x55540000
     ldr
          r1, [r0, #GPNCON OFFSET]
     str
     ldr
          r1, =0x55555555
           r1, [r0, #GPNPUD OFFSET]
     str
```

```
ldr
          r1, =0xf000
          r1, [r0, #GPNDAT OFFSET]
     str
       ldr r0, =ELFIN GPIO BASE
+
+
       ldr r1, =0x55555555
      str r1, [r0, #GPKCON0_OFFSET]
+
+
+
       ldr r1, =0x55555555
+
       str r1, [r0, #GPKCON1 OFFSET]
+
       ldr r1, =0x22222666
+
+
       str r1, [r0, #GPLCON0 OFFSET]
+
       ldr r1, =0x04000000
+
       str r1, [r0, #GPFCON OFFSET]
+
+
       ldr r1, =0x2000
       str r1, [r0, #GPFDAT OFFSET]
+
+
+
     /* LED on only #8 */
      ldr r0, =ELFIN GPIO BASE
+
      ldr r1, =0x001111111
+
+
      str r1, [r0, #GPMCON OFFSET]
+
      ldr r1, =0x00000555
+
+
      str r1, [r0, #GPMPUD OFFSET]
+
+
      ldr r1, =0x0027
      str r1, [r0, #GPMDAT OFFSET]
     /* Disable Watchdog */
          r0, =0x7e000000
     ldr
                               @0x7e004000
@@ -132,9 +147,9 @@ wakeup reset:
          r1, [r0]
     str
     /* LED test */
          r0, =ELFIN GPIO BASE
    ldr
          r1, =0x3000
     ldr
          r1, [r0, #GPNDAT OFFSET]
     str
     //ldr r0, =ELFIN GPIO BASE
+
+
     //ldr r1, =0x0025
     //str r1, [r0, #GPMDAT OFFSET]
     /* Load return address and jump to kernel */
          r0, =(ELFIN CLOCK POWER BASE + INF REGO OFFSET)
@@ -184,7 +199,7 @@ check syncack:
     * This was unconditional in original Samsung sources, but it doesn't
     * seem to make much sense on S3C6400.
     */
```

```
-#ifndef CONFIG S3C6400
+//#ifndef CONFIG S3C6410
     ldr r1, [r0, #OTHERS OFFSET]
     bic
          r1, r1, #0xC0
     orr r1, r1, #0x40
@@ -195.7 + 210.7 @@ wait for async:
     and r1, r1, #0xf00
     cmp r1, #0x0
     bne wait for async
-#endif
+//#endif
     ldr
          r1, [r0, #OTHERS OFFSET]
     bic
          r1, r1, #0x40
@@ -222,7 +237,7 @@ wait for async:
          r1, [r0, #MPLL CON_OFFSET]
     str
     /* FOUT of EPLL is 96MHz */
     ldr r1, =0x200203
          r1, =0x80200203//zxd 0x200203
+
     ldr
          r1, [r0, #EPLL CON0 OFFSET]
     str
     ldr
          r1, =0x0
     str r1, [r0, #EPLL CON1 OFFSET]
@@ -242,7 + 257,7 @@ wait for async:
     ldr r1, [r0, #OTHERS OFFSET]
          r1. r1. #0x20
     orr
     str
          r1, [r0, #OTHERS OFFSET]
-#elif !defined(CONFIG S3C6400)
+#elif !defined(CONFIG S3C6410)
     /* According to 661558um S3C6400X rev10.pdf 0x20 is reserved */
          r1, [r0, #OTHERS OFFSET]
     ldr
          r1, r1, #0x20
     bic
@@ -311,13 +326,13 @@ mmu table:
     /* 128MB for SDRAM 0xC0000000 -> 0x50000000 */
     .set base, 0x500
     .rept 0xC80 - 0xC00
+
     .rept 0xD00 - 0xC00
     FL SECTION ENTRY base, 3, 0, 1, 1
     .set \_ base, \overline{} base + \overline{1}
     .endr
     /* access is not allowed. */
     .rept 0x1000 - 0xc80
     .rept 0x1000 - 0xD00
+
     .word 0x00000000
     .endr
#endif
```

```
diff --git a/board/samsung/smdk6410/smdk6410.c
b/board/samsung/smdk6410/smdk6410.c
index a45b516..4c4b0ee 100644
--- a/board/samsung/smdk6410/smdk6410.c
+++ b/board/samsung/smdk6410/smdk6410.c
@@ -46,8 +46,8 @@ DECLARE GLOBAL DATA PTR;
static inline void delay(unsigned long loops)
{
      asm volatile ("1:\n" "subs %0, %1, #1\n"
                 "bne 1b"
                 : "=r" (loops) : "0" (loops));
+
                "bne 1b"
                : "=r" (loops) : "0" (loops));
+
}
@@ -86,7 +86,7 @@ void dram init banksize(void)
int dram init(void)
{
     gd->ram size = get ram size((long *)CONFIG SYS SDRAM BASE,
                     PHYS SDRAM 1 SIZE);
+
                PHYS SDRAM 1 SIZE);
     return 0;
@@ -94,7 +94,7 @@ int dram init(void)
#ifdef CONFIG DISPLAY BOARDINFO
int checkboard(void)
{
     printf("Board: SMDK6400\n");
+
     printf("Board: SMDK6410\n");
     return 0;
}
#endif
@@ -129,6 +129,9 @@ int board eth init(bd t*bis)
#ifdef CONFIG CS8900
     rc = cs8900 initialize(0, CONFIG CS8900 BASE);
#endif
+#if defined(CONFIG DRIVER DM9000)
     rc = dm9000 initialize(bis);
+#endif
     return rc;
}
#endif
diff --git a/include/configs/smdk6410.h b/include/configs/smdk6410.h
index b965636..d25ad60 100644
--- a/include/configs/smdk6410.h
+++ b/include/configs/smdk6410.h
```

```
@@ -65,7 +65,7 @@
 * Architecture magic and machine type
-#define CONFIG MACH TYPE
                                   1270
+#define CONFIG MACH TYPE
                                   1626
#define CONFIG DISPLAY CPUINFO
#define CONFIG DISPLAY BOARDINFO
@@ -78,10 + 78,2\overline{4} @@
 * Hardware drivers
                                                                 */
-#define CONFIG CS8900
                                   /* we have a CS8900 on-board
-#define CONFIG CS8900 BASE
                                   0x18800300
-#define CONFIG CS8900 BUS16
                                   /* follow the Linux driver
                                                            */
+//#define CONFIG CS8900
                                   /* we have a CS8900 on-board
                                                                 */
+//#define CONFIG CS8900 BASE
                                        0x18800300
+//#define CONFIG CS8900 BUS16
                                        /* follow the Linux driver
                                                                 */
+/*
+ * DM9000 Drivers
+ */
+ #define CONFIG DRIVER DM9000 1
+#define CONFIG DM9000 BASE (0x18000300) /*XM0CSN1*/
+#define DM9000 IO (CONFIG DM9000 BASE)
+#define DM9000 DATA (CONFIG DM9000 BASE+0x4) /*ADDR2*/
+#define CONFIG DM9000 DEBUG 1
+#define CONFIG DM9000 USE 16BIT 1
+
+#define CONFIG ETHADDR
                                        08:08:10:12:10:27
+#define CONFIG NETMASK
                                        255.255.255.0
+#define CONFIG IPADDR
                                   192.168.1.232
+#define CONFIG SERVERIP
                                        192.168.1.101
+#define CONFIG GATEWAYIP
                                   192.168.1.1
/*
 * select serial console configuration
@@ -163,7 +177,7 @@
/* SMDK6400 has 2 banks of DRAM, but we use only one in U-Boot */
#define CONFIG NR DRAM BANKS
                                   1
                              CONFIG SYS SDRAM BASE/* SDRAM Bank
#define PHYS SDRAM 1
#1
     */
-#define PHYS SDRAM 1 SIZE
                              0x08000000
                                             /* 128 MB in Bank #1 */
+#define PHYS SDRAM 1 SIZE
                              0x10000000
                                             /* 128 MB in Bank #1 */
#define CONFIG SYS FLASH BASE
                                        0x10000000
#define CONFIG SYS MONITOR BASE
                                        0x00000000
```

```
@@ -235,11 +249,11 @@
#define CONFIG SYS NAND U BOOT SIZE (252 * 1024) /* Size of RAM U-
Boot image */
/* NAND chip page size
-#define CONFIG SYS NAND PAGE SIZE
                                        2048
+#define CONFIG SYS NAND_PAGE_SIZE
                                        (2048 * 2)
/* NAND chip block size
-#define CONFIG SYS NAND BLOCK SIZE (128 * 1024)
+#define CONFIG SYS NAND BLOCK SIZE (128 * 4 * 1024)
/* NAND chip page per block count */
-#define CONFIG SYS NAND PAGE COUNT 64
+#define CONFIG SYS NAND PAGE COUNT(64 * 2)
/* Location of the bad-block label */
#define CONFIG SYS NAND BAD BLOCK POS
                                             0
/* Extra address cycle for > 128MiB */
```

#### Step 3, Testing...

```
U-Boot 2012.10-q17a0520-dirty (Mar 29 2013 - 21:52:32) for SMDK6410
CPU:
       S3C6400@533MHz
     Fclk = 533MHz, Hclk = 133MHz, Pclk = 66MHz (ASYNC Mode)
Board: SMDK6410
DRAM: 256 MiB
Flash: *** failed ***
NAND: No oob scheme defined for oobsize 218
4096 MiB
*** Warning - bad CRC, using default environment
In: serial
Out: serial
Err: serial
Net: dm9000
Hit any key to stop autoboot: 0
SMDK6410 # ping $serverip
Host 192.162.1.101 is alive.
SMDK6410 #
```

## **Chapter 3.Nand Related**

#### Step 1,Slove oob error

As we know from above, Nand: No oob scheme defined for oobsize 218.

## 1,Add these code after nand\_oob\_128 in drivers/mtd/nand/nand base.c

```
static struct nand ecclayout nand oob 218 = {
  .eccbytes = 104,
  .eccpos = {
    24,25,26,27,28,29,30,31,32,33,
    34,35,36,37,38,39,40,41,42,43,
    44,45,46,47,48,49,50,51,52,53,
    54,55,56,57,58,59,60,61,62,63,
    64,65,66,67,68,69,70,71,72,73,
    74,75,76,77,78,79,80,81,82,83,
    84,85,86,87,88,89,90,91,92,93,
    94,95,96,97,98,99,100,101,102,103,
    104,105,106,107,108,109,110,111,112,113,
    114,115,116,117,118,119,120,121,122,123,
    124,125,126,127},
  .oobfree =
    \{.offset = 2,
     .length = 22
   }
};
Test:
U-Boot 2012.10-g9a787ba-dirty (Mar 29 2013 - 22:57:58) for SMDK6410
CPU:
       S3C6400@533MHz
     Fclk = 533MHz, Hclk = 133MHz, Pclk = 66MHz (ASYNC Mode)
Board: SMDK6410
DRAM: 256 MiB
Flash: *** failed ***
NAND: 4096 MiB
*** Warning - bad CRC, using default environment
    serial
In:
Out: serial
Err: serial
Net: dm9000
Hit any key to stop autoboot: 0
NAND read: device 0 offset 0x60000, size 0x1c0000
1835008 bytes read: OK
Wrong Image Format for bootm command
ERROR: can't get kernel image!
SMDK6410 #
```

## 2,In function add these after case 128 :drivers/mtd/nand/nand base.c

case 218:
 chip->ecc.layout = &nand\_oob\_218;
 break;

#### Step 2,8 Bit ECC(Error Checking and Correction)

#### 1,smdk6410.h /include/configs/

index d25ad60..d4dc707 100644 @@ -260,9 +260,15 @@ #define CONFIG\_SYS\_NAND\_5\_ADDR\_CYCLE

/\* Size of the block protected by one OOB (Spare Area in Samsung terminology) \*/

 $- \# define\ CONFIG\_SYS\_NAND\_ECCSIZE\ CONFIG\_SYS\_NAND\_PAGE\_SIZE$ 

+#define CONFIG\_SYS\_NAND\_ECCSIZE 512//CONFIG\_SYS\_NAND\_PAGE\_SIZE

/\* Number of ECC bytes per OOB - S3C6400 calculates 4 bytes ECC in 1-bit mode \*/

+#define CONFIG\_NAND\_BL1\_8BIT\_ECC

+

+#ifdef CONFIG\_NAND\_BL1\_8BIT\_ECC

+#define CONFIG\_SYS\_NAND\_ECCBYTES 13

+#else

#define CONFIG\_SYS\_NAND\_ECCBYTES 4

+#endif

/\* Size of a single OOB region \*/

 $\#define\ CONFIG\_SYS\_NAND\_OOBSIZE64$ 

/\* ECC byte positions \*/

#### 2./arch/arm/include/asm/arch-s3c64xx/s3c6410.h

------ arch/arm/include/asm/arch-s3c64xx/s3c6410.h ------index eef8308..ea96791 100644 @@ -574,6 +574,17 @@

```
#define NFSECC OFFSET
                           0x3c
#define NFMLCBITPT OFFSET
                           0x40
+
+#define NF8ECCERR0 OFFSET 0x44
+#define NF8ECCERR1 OFFSET 0x48
+#define NF8ECCERR2 OFFSET 0x4c
+#define NFM8ECC0 OFFSET
                                0x50
+#define NFM8ECC1 OFFSET
                                0x54
+#define NFM8ECC2 OFFSET
                                0x58
+#define NFM8ECC3 OFFSET
                                0x5c
+#define NFMLC8BITPT0 OFFSET
                                0x60
+#define NFMLC8BITPT1 OFFSET
                                0x64
+
#define NFCONF
                           (ELFIN NAND BASE + NFCONF OFFSET)
#define NFCONT
                           (ELFIN NAND BASE + NFCONT OFFSET)
                           (ELFIN NAND BASE + NFCMMD OFFSET)
#define NFCMMD
@@ -591,6 +602,15 @@
                           (ELFIN NAND BASE + NFMECC1_OFFSET)
#define NFMECC1
                           (ELFIN NAND BASE + NFSECC OFFSET)
#define NFSECC
#define NFMLCBITPT
                      (ELFIN NAND BASE + NFMLCBITPT OFFSET)
+#define NF8ECCERR0
                      (ELFIN NAND BASE+NF8ECCERRO OFFSET)
+#define NF8ECCERR1
    (ELFIN NAND BASE+NF8ECCERR1 OFFSET)
+#define NF8ECCERR2
    (ELFIN NAND BASE+NF8ECCERR2 OFFSET)
+#define NFM8ECC0
                      (ELFIN NAND BASE+NFM8ECC0 OFFSET)
+#define NFM8ECC1
                      (ELFIN NAND BASE+NFM8ECC1 OFFSET)
+#define NFM8ECC2
                      (ELFIN NAND BASE+NFM8ECC2 OFFSET)
                      (ELFIN NAND BASE+NFM8ECC3 OFFSET)
+#define NFM8ECC3
+#define NFMLC8BITPT0
    (ELFIN NAND BASE+NFMLC8BITPT0 OFFSET)
+#define NFMLC8BITPT1
    (ELFIN NAND BASE+NFMLC8BITPT1 OFFSET)
```

```
REG(ELFIN NAND_BASE +
#define NFCONF REG
NFCONF OFFSET)
#define NFCONT REG
                          REG(ELFIN NAND BASE +
NFCONT OFFSET)
3,drivers/mtd/nand/s3c64xx.c
------ drivers/mtd/nand/s3c64xx.c
index bafc1a7..acb4659 100644
@@ -122,6 +122,218 @@ static int s3c nand device ready(struct mtd info
*mtdinfo)
 * This function is called before encoding ecc codes to ready ecc engine.
* Written by jsgood
*/
+
+#if defined(CONFIG NAND BL1 8BIT ECC) && (defined(CONFIG S3C6410) ||
defined(CONFIG S3C6430))
+ * jsgood: Temporary 8 Bit H/W ECC supports for BL1 (6410/6430 only)
+ int cur ecc mode=0;
    /*
+
    * Function for checking ECCEncDone in NFSTAT
+
    * Written by jsgood
+
    */
+
```

while (!(readl(NFSTAT) & NFSTAT ECCENCDONE)) {}

\* Function for checking ECCDecDone in NFSTAT

static void s3c nand wait enc(void)

static void s3c nand wait dec(void)

+

+

+

+

+

+

+

+

+

{

}

/\*

\*/

{

\* Written by jsgood

```
while (!(readl(NFSTAT) & NFSTAT ECCDECDONE)) {}
+
     }
+
+
+ static void s3c nand wait ecc busy 8bit(void)
+ {
+
     while (readl(NF8ECCERR0) & NFESTATO ECCBUSY) {}
+ }
+ void s3c nand enable hwecc 8bit(struct mtd info *mtd, int mode)
+{
  u_long nfcont, nfconf;
+
+
   cur ecc mode = mode;
+
+
   /* 8 bit selection */
+
   nfconf = readl(NFCONF);
+
+
   nfconf \&= \sim (0x3 << 23);
+
   nfconf = (0x1 << 23);
+
+
   writel(nfconf, NFCONF);
+
+
   /* Initialize & unlock */
+
   nfcont = readl(NFCONT);
+
   nfcont |= NFCONT INITECC;
+
   nfcont &= ~NFCONT MECCLOCK;
+
+
   if (mode == NAND ECC WRITE)
+
     nfcont |= NFCONT ECC ENC;
+
   else if (mode == NAND ECC READ)
+
     nfcont &= ~NFCONT ECC ENC;
+
+
   writel(nfcont, NFCONT);
+
+}
+int s3c nand calculate ecc 8bit(struct mtd info *mtd, const u char *dat,
```

```
u char *ecc code)
+{
   u long nfcont, nfm8ecc0, nfm8ecc1, nfm8ecc2, nfm8ecc3;
+
+
+
   /* Lock */
   nfcont = readl(NFCONT);
+
   nfcont |= NFCONT MECCLOCK;
+
    writel(nfcont, NFCONT);
+
+
   if (cur ecc mode == NAND ECC READ)
+
+
      s3c nand wait dec();
    else {
+
      s3c nand wait enc();
+
+
      nfm8ecc0 = readl(NFM8ECC0);
+
      nfm8ecc1 = readl(NFM8ECC1);
+
      nfm8ecc2 = readl(NFM8ECC2);
+
      nfm8ecc3 = readl(NFM8ECC3);
+
+
      ecc code[0] = nfm8ecc0 & 0xff;
+
      ecc code[1] = (nfm8ecc0 >> 8) & 0xff;
+
+
      ecc code[2] = (nfm8ecc0 >> 16) \& 0xff;
      ecc code[3] = (nfm8ecc0 >> 24) \& 0xff;
+
      ecc code[4] = nfm8ecc1 & 0xff;
+
      ecc code[5] = (nfm8ecc1 >> 8) & 0xff;
+
      ecc code[6] = (nfm8ecc1 >> 16) \& 0xff;
+
      ecc code[7] = (nfm8ecc1 >> 24) & 0xff;
+
      ecc code[8] = nfm8ecc2 & 0xff;
+
+
      ecc code[9] = (nfm8ecc2 >> 8) & 0xff;
      ecc code[10] = (nfm8ecc2 >> 16) \& 0xff;
+
      ecc\_code[11] = (nfm8ecc2 >> 24) \& 0xff;
+
      ecc code[12] = nfm8ecc3 & 0xff;
+
+
    }
+
```

```
+
   return 0;
+}
+
+int s3c nand correct data 8bit(struct mtd info *mtd, u char *dat, u char
*read ecc, u char *calc ecc)
+{
+
   int ret = -1:
    u long nf8eccerr0, nf8eccerr1, nf8eccerr2, nfmlc8bitpt0, nfmlc8bitpt1;
+
+
   u char err type;
+
   s3c_nand_wait ecc busy 8bit();
+
+
    nf8eccerr0 = readl(NF8ECCERR0);
+
    nf8eccerr1 = readl(NF8ECCERR1);
+
   nf8eccerr2 = readl(NF8ECCERR2);
+
   nfmlc8bitpt0 = readl(NFMLC8BITPT0);
+
    nfmlc8bitpt1 = readl(NFMLC8BITPT1);
+
+
+
    err type = (nf8eccerr0 >> 25) \& 0xf;
+
   /* No error, If free page (all 0xff) */
+
+
   if ((nf8eccerr0 >> 29) \& 0x1)
      err type = 0;
+
+
   switch (err type)
+
    {
+
    case 8: /* 8 bit error (Correctable) */
+
      dat[(nf8eccerr2 >> 22) \& 0x3ff] ^= ((nfmlc8bitpt1 >> 24) \& 0xff);
+
      printk("s3c-nand: %d bit(s) error detected, corrected successfully\n",
+
err type);
+
    case 7: /* 7 bit error (Correctable) */
+
      dat[(nf8eccerr2 >> 11) & 0x3ff] ^= ((nfmlc8bitpt1 >> 16) & 0xff);
+
      printk("s3c-nand: %d bit(s) error detected, corrected successfully\n",
err type);
```

```
+
+
    case 6: /* 6 bit error (Correctable) */
      dat[nf8eccerr2 \& 0x3ff] ^= ((nfmlc8bitpt1 >> 8) \& 0xff);
+
      printk("s3c-nand: %d bit(s) error detected, corrected successfully\n",
+
err type);
+
    case 5: /* 5 bit error (Correctable) */
+
+
      dat[(nf8eccerr1 >> 22) \& 0x3ff] ^= (nfmlc8bitpt1 \& 0xff);
+
      printk("s3c-nand: %d bit(s) error detected, corrected successfully\n",
err type);
+
    case 4: /* 4 bit error (Correctable) */
+
      dat[(nf8eccerr1 >> 11) \& 0x3ff] ^= ((nfmlc8bitpt0 >> 24) \& 0xff);
+
      printk("s3c-nand: %d bit(s) error detected, corrected successfully\n",
+
err type);
+
    case 3: /* 3 bit error (Correctable) */
+
      dat[nf8eccerr1 \& 0x3ff] ^= ((nfmlc8bitpt0 >> 16) \& 0xff);
+
      printk("s3c-nand: %d bit(s) error detected, corrected successfully\n",
+
err type);
+
    case 2: /* 2 bit error (Correctable) */
+
      dat[(nf8eccerr0 >> 15) \& 0x3ff] ^= ((nfmlc8bitpt0 >> 8) \& 0xff);
+
      printk("s3c-nand: %d bit(s) error detected, corrected successfully\n",
+
err type);
+
+
    case 1: /* 1 bit error (Correctable) */
+
      printk("s3c-nand: %d bit(s) error detected, corrected successfully\n",
+
err type);
      dat[nf8eccerr0 & 0x3ff] ^= (nfmlc8bitpt0 & 0xff);
+
      ret = err type;
+
      break;
+
+
    case 0: /* No error */
+
      ret = 0:
+
```

```
break;
+
+
  }
+
+
   return ret;
+
+}
+
+void s3c nand write page 8bit(struct mtd info *mtd, struct nand chip *chip,
+
                    const uint8 t *buf)
+{
+
   int i, eccsize = 512;
+
   int eccbytes = 13;
   int eccsteps = mtd->writesize / eccsize;
+
   uint8 t*ecc calc = chip->buffers->ecccalc;
+
   uint8 t*p = buf;
+
+
   for (i = 0; eccsteps; eccsteps--, i += eccbytes, p += eccsize) {
+
      s3c nand enable hwecc 8bit(mtd, NAND ECC WRITE);
+
+
      chip->write buf(mtd, p, eccsize);
      s3c nand calculate ecc 8bit(mtd, p, &ecc calc[i]);
+
   }
+
+
   for (i = 0; i < eccbytes * (mtd->writesize / eccsize); i++)
+
      chip->oob poi[i+24] = ecc calc[i];
+
   chip->write buf(mtd, chip->oob poi, mtd->oobsize);
+
+}
+
+int s3c nand read page 8bit(struct mtd info *mtd, struct nand chip *chip,
+
                  uint8 t *buf)
+{
   int i, stat, eccsize = 512;
+
   int eccbytes = 13;
+
+
   int eccsteps = mtd->writesize / eccsize;
   int col = 0;
+
```

```
+
   uint8 t *p = buf;
+
   /* Step1: read whole oob */
+
   col = mtd->writesize;
+
   chip->cmdfunc(mtd, NAND CMD RNDOUT, col, -1);
+
   chip->read buf(mtd, chip->oob poi, mtd->oobsize);
+
+
   col = 0;
+
   for (i = 0; eccsteps; eccsteps--, i += eccbytes, p += eccsize) {
+
      chip->cmdfunc(mtd, NAND CMD RNDOUT, col, -1);
+
+
      s3c nand enable hwecc 8bit(mtd, NAND ECC READ);
      chip->read buf(mtd, p, eccsize);
+
      chip->write buf(mtd, chip->oob poi + 24 + (((mtd->writesize / eccsize) -
+
eccsteps) * eccbytes), eccbytes);
+
      s3c nand calculate ecc 8bit(mtd, 0, 0);
      stat = s3c nand correct data 8bit(mtd, p, 0, 0);
+
+
+
      if (stat == -1)
+
        mtd->ecc stats.failed++;
+
      col = eccsize * ((mtd->writesize / eccsize) + 1 - eccsteps);
+
+
   }
+
+
   return 0;
+}
+
+#endif
+
static void s3c nand enable hwecc(struct mtd info *mtd, int mode)
{
     u long nfcont, nfconf;
@@ -131,8 +343,9 @@ static void s3c nand enable hwecc(struct mtd info *mtd,
int mode)
```

```
* those with non-zero ID[3][3:2], which anyway only holds for ST
     * (Numonyx) chips
     */
     nfconf = readl(NFCONF) & ~NFCONF ECC 4BIT;
     nfconf = readl(NFCONF) & ~NFCONF ECC 4BIT;
+
+
     writel(nfconf, NFCONF);
     /* Initialize & unlock */
@@ -157,7 +370,6 @@ static int s3c nand calculate ecc(struct mtd info *mtd,
const u char *dat,
                      u char *ecc code)
{
     u long nfcont, nfmecc0;
     /* Lock */
     nfcont = readl(NFCONT);
     nfcont |= NFCONT MECCLOCK;
@@ -169,7 +381,7 @@ static int s3c nand calculate ecc(struct mtd info *mtd,
const u char *dat,
     ecc code[1] = (nfmecc0 >> 8) \& 0xff;
     ecc code[2] = (nfmecc0 >> 16) \& 0xff;
     ecc code[3] = (nfmecc0 >> 24) & 0xff;
+
     return 0;
}
@@ -274,10 +486,19 @@ int board nand init(struct nand chip *nand)
#endif
#ifdef CONFIG SYS S3C NAND HWECC
   #ifdef CONFIG NAND BL1 8BIT ECC
```

```
printf("USE HWECC 8BIT\n");//zxd
+
+
     nand->ecc.hwctl
                      = s3c nand enable hwecc 8bit;
     nand->ecc.calculate = s3c nand calculate ecc 8bit;
+
                         = s3c nand correct data 8bit;
+
     nand->ecc.correct
     nand->ecc.read page = s3c nand read page 8bit;
+
+
   nand->ecc.write page = s3c nand write page 8bit;
   #else
+
     printf("USE HWECC Default\n");//zxd
+
     nand->ecc.hwctl
                          = s3c nand enable hwecc;
                          = s3c nand calculate ecc;
     nand->ecc.calculate
                         = s3c_nand_correct data;
     nand->ecc.correct
   #endif
+
     /*
     * If you get more than 1 NAND-chip with different page-sizes on the
     * board one day, it will get more complicated...
@@ -285,6 +506,7 @@ int board nand init(struct nand chip *nand)
     nand->ecc.mode
                          = NAND ECC HW;
     nand->ecc.size
                          = CONFIG SYS NAND ECCSIZE;
                          = CONFIG SYS NAND ECCBYTES;
     nand->ecc.bytes
  printf("ECC Size:%d ECC Bytes:%d\n",nand->ecc.size,nand->ecc.bytes);//zxd
#else
                          = NAND ECC SOFT;
     nand->ecc.mode
#endif /*! CONFIG SYS S3C NAND HWECC */
4.Testing...
U-Boot 2012.10-g9a787ba-dirty (Mar 30 2013 - 00:26:21) for SMDK6410
CPU:
       S3C6400@533MHz
     Fclk = 533MHz, Hclk = 133MHz, Pclk = 66MHz (ASYNC Mode)
Board: SMDK6410
DRAM: 256 MiB
Flash: *** failed ***
```

NAND: USE HWECC 8BIT ECC Size:512 ECC Bytes:13

4096 MiB

\*\*\* Warning - bad CRC, using default environment

In: serial
Out: serial
Err: serial
Net: dm9000

Hit any key to stop autoboot: 0

SMDK6410 #

#### 5.Conclusion

#### \$ git status

```
# On branch master
```

- # Changes not staged for commit:
- # (use "git add/rm <file>..." to update what will be committed)
- # (use "git checkout -- <file>..." to discard changes in working directory)

#

- # modified: arch/arm/include/asm/arch-s3c64xx/s3c6410.h
- # modified: drivers/mtd/nand/nand base.c
- # modified: drivers/mtd/nand/s3c64xx.c
- # modified: include/configs/smdk6410.h
- # deleted: nand spl/board/samsung/smdk6410/cpu init.S
- # deleted: nand\_spl/board/samsung/smdk6410/lowlevel\_init.S
- # deleted: nand spl/board/samsung/smdk6410/nand base.c
- # deleted: nand\_spl/board/samsung/smdk6410/nand\_boot.c
- # deleted: nand\_spl/board/samsung/smdk6410/nand\_ecc.c
- # deleted: nand\_spl/board/samsung/smdk6410/s3c64xx.c
- ${\tt \# deleted: nand\_spl/board/samsung/smdk6410/smdk6410\_nand\_spl.c}$
- # deleted: nand\_spl/board/samsung/smdk6410/start.S
- # deleted: nand\_spl/u-boot-spl
- # deleted: nand spl/u-boot-spl.map
- # deleted: nand\_spl/u-boot.lds

no changes added to commit (use "git add" and/or "git commit -a")

### **Chapter 4, DNW**

#### Step 1.Prepare files.

```
$ git status
# On branch master
# Changes not staged for commit:
   (use "git add <file>..." to update what will be committed)
   (use "git checkout -- <file>..." to discard changes in working directory)
#
#
#
     modified: arch/arm/include/asm/arch-s3c64xx/s3c6410.h
     modified: common/Makefile
#
     modified: drivers/usb/host/Makefile
#
#
     modified: include/configs/smdk6410.h
     modified: nand spl/u-boot-spl
#
#
     modified: nand spl/u-boot-spl.map
#
# Untracked files:
   (use "git add <file>..." to include in what will be committed)
#
     common/cmd usbd.c
#
     drivers/usb/host/s3c6410-usbd-otg.c
#
#
     drivers/usb/host/s3c6410-usbd-otg.h
no changes added to commit (use "git add" and/or "git commit -a")
You can see we need cmd usbd.c,s3c6410-usbd-otg.c & s3c6410-usbd-otg.h.
copy cmd usbd.c to /common/
copy s3c6410-usbd-otg.c & s3c6410-usbd-otg.h to /drivers/usb/host/
Step 2. Modify head file
----- arch/arm/include/asm/arch-s3c64xx/s3c6410.h ------
index ea96791..db2d894 100644
@@ -904,6 +904,102 @@ enum s3c64xx uarts nr {
```

```
S3C64XX UART2,
};
+/*
+ * USB2.0 HS OTG (Chapter 4)
+ */
+#define USBOTG LINK BASE
                              (0x7C000000)
+#define USBOTG PHY BASE
                                   (0x7C100000)
+
+/* Core Global Registers */
+#define S3C OTG GOTGCTL
                                   (USBOTG LINK BASE + 0x000)
                                                                  /*
OTG Control & Status */
                                                                  /*
+#define S3C OTG GOTGINT
                                   (USBOTG LINK BASE + 0x004)
OTG Interrupt */
+#define S3C OTG GAHBCFG
                                   (USBOTG LINK BASE + 0x008)
                                                                  /*
Core AHB Configuration */
+#define S3C OTG GUSBCFG
                                   (USBOTG LINK BASE + 0x00C)
                                                                  /*
Core USB Configuration */
                                                                  /*
+#define S3C OTG GRSTCTL
                                   (USBOTG LINK BASE + 0x010)
Core Reset */
                                                                  /*
                                   (USBOTG LINK BASE + 0x014)
+#define S3C OTG GINTSTS
Core Interrupt */
+#define S3C OTG GINTMSK
                                   (USBOTG LINK BASE + 0x018)
                                                                  /*
Core Interrupt Mask */
                                   (USBOTG LINK BASE + 0x01C)
+#define S3C OTG GRXSTSR
                                                                  /*
Receive Status Debug Read/Status Read */
+#define S3C OTG GRXSTSP
                                                                  /*
                                   (USBOTG LINK BASE + 0x020)
Receive Status Debug Pop/Status Pop */
+#define S3C OTG GRXFSIZ
                                   (USBOTG LINK BASE + 0x024)
Receive FIFO Size */
+#define S3C_OTG_GNPTXFSIZ
                                                             /* Non-
                              (USBOTG LINK BASE + 0x028)
Periodic Transmit FIFO Size */
+#define S3C OTG GNPTXSTS
                              (USBOTG LINK BASE + 0x02C)
                                                             /* Non-
Periodic Transmit FIFO/Oueue Status */
+
+#define S3C OTG HPTXFSIZ
                              (USBOTG LINK BASE + 0x100)
                                                             /* Host
Periodic Transmit FIFO Size */
+#define S3C OTG DPTXFSIZ1
                              (USBOTG LINK BASE + 0x104)
                                                             /* Device
```

```
Periodic Transmit FIFO-1 Size */
+#define S3C OTG DPTXFSIZ2
                               (USBOTG LINK BASE + 0x108)
                                                              /* Device
Periodic Transmit FIFO-2 Size */
+#define S3C OTG DPTXFSIZ3
                               (USBOTG LINK BASE + 0x10C)
                                                              /* Device
Periodic Transmit FIFO-3 Size */
+#define S3C OTG DPTXFSIZ4
                               (USBOTG LINK BASE + 0x110)
                                                              /* Device
Periodic Transmit FIFO-4 Size */
+#define S3C OTG DPTXFSIZ5
                               (USBOTG LINK BASE + 0x114)
                                                              /* Device
Periodic Transmit FIFO-5 Size */
+#define S3C OTG DPTXFSIZ6
                               (USBOTG LINK BASE + 0x118)
                                                              /* Device
Periodic Transmit FIFO-6 Size */
+#define S3C OTG DPTXFSIZ7
                               (USBOTG LINK BASE + 0x11C)
                                                              /* Device
Periodic Transmit FIFO-7 Size */
+#define S3C OTG DPTXFSIZ8
                               (USBOTG LINK BASE + 0x120)
                                                              /* Device
Periodic Transmit FIFO-8 Size */
+#define S3C OTG DPTXFSIZ9
                               (USBOTG LINK BASE + 0x124)
                                                              /* Device
Periodic Transmit FIFO-9 Size */
+#define S3C OTG DPTXFSIZ10 (USBOTG LINK BASE + 0x128)
                                                              /* Device
Periodic Transmit FIFO-10 Size */
+#define S3C OTG DPTXFSIZ11 (USBOTG LINK BASE + 0x12C)
                                                              /* Device
Periodic Transmit FIFO-11 Size */
+#define S3C OTG DPTXFSIZ12 (USBOTG LINK BASE + 0x130)
                                                              /* Device
Periodic Transmit FIFO-12 Size */
+#define S3C OTG DPTXFSIZ13 (USBOTG LINK BASE + 0x134)
                                                              /* Device
Periodic Transmit FIFO-13 Size */
+#define S3C OTG DPTXFSIZ14 (USBOTG LINK BASE + 0x138)
                                                              /* Device
Periodic Transmit FIFO-14 Size */
+#define S3C OTG DPTXFSIZ15 (USBOTG LINK BASE + 0x13C)
                                                              /* Device
Periodic Transmit FIFO-15 Size */
+
+/* Host Global Registers */
+#define S3C OTG HCFG
                               (USBOTG LINK BASE + 0x400)
                                                              /* Host
Configuration */
+#define S3C OTG HFIR
                               (USBOTG LINK BASE + 0x404)
                                                              /* Host
Frame Interval */
                                                                   /*
+#define S3C OTG HFNUM
                                    (USBOTG LINK BASE + 0x408)
Host Frame Number/Frame Time Remaining */
+#define S3C OTG HPTXSTS
                                    (USBOTG LINK BASE + 0x410)
                                                                   /*
Host Periodic Transmit FIFO/Oueue Status */
```

```
+#define S3C OTG HAINT
                               (USBOTG LINK BASE + 0x414)
                                                             /* Host All
Channels Interrupt */
+#define S3C OTG HAINTMSK
                               (USBOTG LINK BASE + 0x418)
                                                             /* Host All
Channels Interrupt Mask */
+
+/* Host Port Control & Status Registers */
+#define S3C OTG HPRT
                               (USBOTG LINK BASE + 0x440)
                                                             /* Host Port
Control & Status */
+
+/* Host Channel-Specific Registers */
+#define S3C OTG HCCHAR0
                                    (USBOTG LINK BASE + 0x500)
                                                                   /*
Host Channel-0 Characteristics */
+#define S3C OTG HCSPLT0
                                    (USBOTG LINK BASE + 0x504)
Host Channel-0 Split Control */
+#define S3C OTG HCINT0
                               (USBOTG LINK BASE + 0x508)
                                                              /* Host
Channel-0 Interrupt */
+#define S3C OTG HCINTMSK0 (USBOTG LINK BASE + 0x50C)
                                                             /* Host
Channel-0 Interrupt Mask */
+#define S3C OTG HCTSIZ0
                                    (USBOTG LINK BASE + 0x510)
Host Channel-0 Transfer Size */
+#define S3C OTG HCDMA0
                                    (USBOTG LINK BASE + 0x514)
Host Channel-0 DMA Address */
+
+
+/* Device Global Registers */
+#define S3C OTG DCFG
                               (USBOTG LINK BASE + 0x800)
                                                             /* Device
Configuration */
+#define S3C OTG DCTL
                               (USBOTG LINK BASE + 0x804)
                                                              /* Device
Control */
+#define S3C OTG DSTS
                               (USBOTG LINK BASE + 0x808)
                                                              /* Device
Status */
+#define S3C OTG DIEPMSK
                               (USBOTG LINK BASE + 0x810)
                                                              /* Device
IN Endpoint Common Interrupt Mask */
+#define S3C OTG DOEPMSK
                              (USBOTG LINK BASE + 0x814)
                                                              /* Device
OUT Endpoint Common Interrupt Mask */
+#define S3C OTG DAINT
                               (USBOTG LINK BASE + 0x818)
                                                              /* Device
All Endpoints Interrupt */
+#define S3C OTG DAINTMSK
                               (USBOTG LINK BASE + 0x81C)
                                                             /* Device
All Endpoints Interrupt Mask */
```

```
IN Token Sequence Learning Queue Read 1 */
+#define S3C OTG DTKNQR2
                              (USBOTG LINK BASE + 0x824)
                                                             /* Device
IN Token Sequence Learning Oueue Read 2 */
+#define S3C OTG DVBUSDIS
                              (USBOTG LINK BASE + 0x828)
                                                             /* Device
VBUS Discharge Time */
+#define S3C OTG DVBUSPULSE
                                    (USBOTG LINK BASE + 0x82C)
Device VBUS Pulsing Time */
+#define S3C OTG DTKNQR3
                              (USBOTG LINK BASE + 0x830)
                                                             /* Device
IN Token Sequence Learning Queue Read 3 */
+#define S3C OTG DTKNQR4
                              (USBOTG LINK BASE + 0x834)
                                                             /* Device
IN Token Sequence Learning Queue Read 4 */
+
+/* Device Logical IN Endpoint-Specific Registers */
+#define S3C OTG DIEPCTL0
                              (USBOTG LINK BASE + 0x900)
                                                             /* Device
IN Endpoint 0 Control */
+#define S3C OTG DIEPINT0
                              (USBOTG LINK BASE + 0x908)
                                                             /* Device
IN Endpoint 0 Interrupt */
+#define S3C OTG DIEPTSIZ0
                              (USBOTG LINK BASE + 0x910)
                                                             /* Device
IN Endpoint 0 Transfer Size */
+#define S3C OTG DIEPDMA0
                              (USBOTG LINK BASE + 0x914)
                                                             /* Device
IN Endpoint 0 DMA Address */
+
+/* Device Logical OUT Endpoint-Specific Registers */
+#define S3C OTG DOEPCTL0
                              (USBOTG LINK BASE + 0xB00)
                                                             /* Device
OUT Endpoint 0 Control */
+#define S3C OTG DOEPINT0
                              (USBOTG LINK BASE + 0xB08)
                                                             /* Device
OUT Endpoint 0 Interrupt */
+#define S3C OTG DOEPTSIZ0
                              (USBOTG LINK BASE + 0xB10)
                                                             /* Device
OUT Endpoint 0 Transfer Size */
+#define S3C OTG DOEPDMA0
                              (USBOTG LINK BASE + 0xB14)
                                                             /* Device
OUT Endpoint 0 DMA Address */
+
+/* Power & clock gating registers */
+#define S3C OTG PCGCCTRL
                              (USBOTG LINK BASE + 0xE00)
+
+/* Endpoint FIFO address */
+#define S3C OTG EP0 FIFO
                              (USBOTG LINK BASE + 0x1000)
```

(USBOTG LINK BASE + 0x820)

/\* Device

+#define S3C OTG DTKNQR1

```
+
+
+
+/* OTG PHY CORE REGISTERS */
+#define S3C OTG PHYPWR
                                 (USBOTG PHY BASE+0x00)
+#define S3C OTG PHYCTRL
                                 (USBOTG PHY BASE+0x04)
+#define S3C OTG RSTCON
                                 (USBOTG PHY BASE+0x08)
#include "s3c64x0.h"
static inline s3c64xx uart *s3c64xx get base uart(enum s3c64xx uarts nr nr)
Step 4, Include the object file to make.
------ common/Makefile ------
index 973f05a..3a9e66c 100644
@@ -167,6 +167,7 @@ ifdef CONFIG CMD USB
COBJS-y += cmd usb.o
COBJS-y += usb.o usb hub.o
COBJS-$(CONFIG USB STORAGE) += usb storage.o
+COBIS-$(CONFIG S3C USBD) += cmd usbd.o
endif
COBJS-\$(CONFIG CMD XIMG) += cmd ximg.o
COBJS-$(CONFIG YAFFS2) += cmd yaffs2.o
------ drivers/usb/host/Makefile ------
index bcb4662..a1fe639 100644
@@ -26,6 +26,7 @@ include $(TOPDIR)/config.mk
LIB := $(obj)libusb host.o
# ohci
+COBJS-\$(CONFIG~S3C~USBD) += s3c6410-usbd-otg.o
COBJS-$(CONFIG USB OHCI NEW) += ohci-hcd.o
COBJS-$(CONFIG USB ATMEL) += ohci-at91.o
COBJS-$(CONFIG USB OHCI DA8XX) += ohci-da8xx.o
```

```
------ include/configs/smdk6410.h ------
index d4dc707..3eb5b11 100644
@@ -306,6 +306,7 @@
#define CONFIG SYS USB OHCI CPU INIT
                                             1
#define CONFIG USB STORAGE 1
+#define CONFIG S3C USBD
#endif
#define CONFIG DOS PARTITION
                                   1
Lastly, Testing...
U-Boot 2012.10-g3141653-dirty (Mar 30 2013 - 01:05:20) for SMDK6410
CPU:
       S3C6400@533MHz
    Fclk = 533MHz, Hclk = 133MHz, Pclk = 66MHz (ASYNC Mode)
Board: SMDK6410
DRAM: 256 MiB
Flash: *** failed ***
NAND: USE HWECC 8BIT
ECC Size:512 ECC Bytes:13
4096 MiB
*** Warning - bad CRC, using default environment
In: serial
Out: serial
Err: serial
Net: dm9000
Hit any key to stop autoboot: 0
SMDK6410 # dnw 50008000
Insert a OTG cable into the connector!
OTG cable Connected!
Now, Waiting for DNW to transmit data
```

Download Done!! Download Address: 0x50008000, Download Filesize:0x4015c

Checksum is being calculated.

Checksum Value => MEM:3f27 DNW:0

Checksum failed.

SMDK6410 #

## **Chapter 5,MMC driver**

```
Step 1,smdk6410.h
------ include/configs/smdk6410.h ------
index 4fa1c81..d103e4a 100644
@@ -41,7 +41,7 @@
* MMC Support
*/
#define CONFIG GENERIC MMC
                                1
-#define CONFIG MMC
                       1
+#define CONFIG MMC
                                1
#define CONFIG S3C64X0 MMC 1
#define CONFIG CMD MMC /* MMC support */
Step 2,s3c6410.h
------ arch/arm/include/asm/arch-s3c64xx/s3c6410.h ------
index a65ebd0..ea3935f 100644
@@ -111,17 +111,17 @@
#define AHB CON1 REG
                           REG(ELFIN CLOCK POWER BASE +
AHB CON1 OFFSET)
#define AHB CON2 REG
                           REG(ELFIN CLOCK POWER BASE +
AHB CON2 OFFSET)
#define SELECT DMA REG
                           REG(ELFIN CLOCK POWER BASE + \
                     SELECT DMA OFFSET)
         SELECT_DMA OFFSET)
#define SW RST REG
                      REG(ELFIN CLOCK POWER BASE +
SW RST OFFSET)
```

```
#define SYS ID REG
                     REG(ELFIN CLOCK POWER BASE +
SYS ID OFFSET)
#define MEM SYS CFG REG
                              REG(ELFIN CLOCK POWER BASE
+\
                    MEM SYS CFG OFFSET)
        MEM SYS CFG OFFSET)
+
#define QOS OVERRIDEO REG REG(ELFIN_CLOCK_POWER_BASE + \
                    QOS OVERRIDEO OFFSET)
        QOS OVERRIDEO OFFSET)
+
#define QOS OVERRIDE1 REG REG(ELFIN CLOCK POWER BASE + \
                    QOS OVERRIDE1 OFFSET)
        QOS OVERRIDE1 OFFSET)
+
#define MEM CFG STAT REG REG(ELFIN_CLOCK_POWER_BASE + \
                    MEM CFG STAT OFFSET)
        MEM CFG STAT OFFSET)
                         _REG(ELFIN_CLOCK POWER BASE +
#define PWR CFG REG
PWR CFG OFFSET)
#define EINT MASK REG
                          REG(ELFIN CLOCK POWER BASE +
EINT MASK OFFSET)
#define NOR CFG REG
                         REG(ELFIN CLOCK POWER BASE +
NOR CFG OFFSET)
@@ -129,19 +129,19 @@
#define SLEEP CFG REG
                         REG(ELFIN CLOCK POWER BASE +
SLEEP CFG OFFSET)
#define OSC FREQ REG
                         REG(ELFIN CLOCK POWER BASE +
OSC FREQ OFFSET)
#define OSC CNT VAL REG
                              REG(ELFIN CLOCK POWER BASE
+\
                    OSC CNT VAL OFFSET)
        OSC CNT VAL OFFSET)
+
                              __REG(ELFIN CLOCK POWER BASE
#define PWR CNT VAL REG
+\
                    PWR CNT VAL OFFSET)
        PWR CNT VAL OFFSET)
#define FPC CNT VAL REG
                              REG(ELFIN CLOCK POWER BASE
+\
                    FPC CNT VAL OFFSET)
```

```
FPC CNT VAL OFFSET)
+
#define MTC CNT VAL REG
                                REG(ELFIN CLOCK POWER BASE
+\
                     MTC CNT VAL OFFSET)
         MTC CNT VAL OFFSET)
+
#define OTHERS REG
                            REG(ELFIN CLOCK POWER BASE +
OTHERS OFFSET)
#define RST STAT REG
                            REG(ELFIN CLOCK POWER BASE +
RST STAT OFFSET)
#define WAKEUP STAT REG
                                REG(ELFIN CLOCK POWER BASE
+\
                     WAKEUP STAT OFFSET)
         WAKEUP STAT OFFSET)
+
#define BLK PWR STAT REG __REG(ELFIN_CLOCK_POWER_BASE + \
                     BLK PWR STAT OFFSET)
         BLK PWR STAT OFFSET)
+
#define INF REGO REG
                            REG(ELFIN CLOCK POWER BASE +
INF REGO OFFSET)
                            REG(ELFIN CLOCK POWER BASE +
#define INF REG1 REG
INF REG1 OFFSET)
#define INF REG2 REG
                            REG(ELFIN CLOCK POWER BASE +
INF REG2 OFFSET)
@@ -811,26 +811,26 @@
#define STARTUP APLLDIV
                            0
#define CLK DIV VAL((STARTUP PCLKDIV << 12) | (STARTUP HCLKX2DIV
<< 9) | \
    (STARTUP HCLKDIV << 8) | (STARTUP MPLLDIV << 4) |
STARTUP APLLDIV)
         (STARTUP HCLKDIV << 8) | (STARTUP MPLLDIV << 4) |
STARTUP APLLDIV)
#define MPLL VAL ((1 \ll 31) \mid (STARTUP MDIV \ll 16) \mid )
    (STARTUP PDIV << 8) | STARTUP SDIV)
+
         (STARTUP PDIV << 8) | STARTUP SDIV)
#define STARTUP MPLL (((CONFIG SYS CLK FREQ >> STARTUP SDIV) / \
    STARTUP PDIV) * STARTUP MDIV)
+
              STARTUP PDIV) * STARTUP MDIV)
```

```
#if defined(CONFIG SYNC MODE)
#define APLL VAL ((1 \ll 31) \mid (STARTUP MDIV \ll 16) \mid \
    (STARTUP PDIV << 8) | STARTUP SDIV)
         (STARTUP PDIV << 8) | STARTUP SDIV)
+
                      (((CONFIG SYS CLK FREQ >> STARTUP SDIV) / \
#define STARTUP APLL
     STARTUP PDIV) * STARTUP MDIV)
               STARTUP PDIV) * STARTUP MDIV)
+
#define STARTUP HCLK (STARTUP MPLL / (STARTUP HCLKX2DIV + 1) / \
    (STARTUP\ HCLKDIV + 1))
         (STARTUP\ HCLKDIV + 1))
+
#else
#define APLL VAL ((1 \ll 31) \mid (STARTUP AMDIV \ll 16) \mid \
    (STARTUP PDIV << 8) | STARTUP SDIV)
         (STARTUP PDIV << 8) | STARTUP SDIV)
+
#define STARTUP APLL
                        (((CONFIG SYS CLK FREQ >> STARTUP SDIV) / \
     STARTUP PDIV) * STARTUP AMDIV)
               STARTUP PDIV) * STARTUP AMDIV)
+
#define STARTUP HCLK (STARTUP MPLL / (STARTUP HCLKX2DIV + 1) / \
    (STARTUP HCLKDIV + 1))
         (STARTUP\ HCLKDIV + 1))
#endif
@@ -994,7 +994,19 @@ enum s3c64xx uarts nr {
/* Endpoint FIFO address */
#define S3C OTG EP0 FIFO
                             (USBOTG LINK BASE + 0x1000)
+/* S3C6400 device base addresses */
+#define ELFIN DMA BASE
                                  0x75000000
+#define ELFIN LCD BASE
                             0x77100000
+#define ELFIN USB HOST BASE
                                  0x74300000
+#define ELFIN I2C BASE
                             0x7f004000
+#define ELFIN I2S BASE
                             0x7f002000
```

```
+#define ELFIN ADC BASE
                              0x7e00b000
+#define ELFIN SPI BASE
                              0x7f00b000
+#define ELFIN HSMMC 0 BASE
                                   0x7c200000
+#define ELFIN HSMMC 1 BASE
                                   0x7c300000
+#define ELFIN HSMMC 2 BASE
                                   0x7c400000
+#define ELFIN CLOCK POWER BASE0x7e00f000
/* OTG PHY CORE REGISTERS */
#define S3C OTG PHYPWR
                              (USBOTG PHY BASE+0x00)
@@ -1006,5 +1018,17 @@ static inline s3c64xx uart
*s3c64xx get base uart(enum s3c64xx uarts nr nr)
{
     return (s3c64xx uart *)(ELFIN UART BASE + (nr * 0x400));
}
+static inline void *samsung get base mmc(void)
+{
+ return (void *)(ELFIN HSMMC 0 BASE);
+}
+
+struct mmc host {
+
     struct s3c64x0 mmc *reg;
     unsigned int version; /* SDHCI spec. version */
+
     unsigned int clock; /* Current clock (MHz) */
+
+};
+
+int s3c64x0 mmc init(int dev index);
#endif
#endif /* S3C6410 H */
Step 3,s3c64x0.h
----- arch/arm/include/asm/arch-s3c64xx/s3c64x0.h ------
index 7c1467c..0dc8a4a 100644
@@ -86,4 +86,40 @@ typedef struct {
```

```
volatile u32
                       TCNTB4;
     volatile u32
                       TCNTO4;
} s3c64xx timers;
+struct s3c64x0 mmc {
+
     unsigned int
                       sysad;
     unsigned short
                       blksize;
+
     unsigned short
                       blkcnt;
+
     unsigned int
                       argument;
+
     unsigned short
                       trnmod;
+
     unsigned short
                       cmdreg;
+
+
     unsigned int
                       rspreg0;
+
     unsigned int
                       rspreg1;
                      rspreg2;
     unsigned int
+
     unsigned int
                      rspreg3;
+
     unsigned int
                       bdata;
+
     unsigned int
+
                       prnsts;
     unsigned char
                       hostctl;
+
     unsigned char
+
                       pwrcon;
+
     unsigned char
                      blkgap;
     unsigned char
                       wakcon;
+
     unsigned short
+
                       clkcon;
+
     unsigned char
                       timeoutcon;
     unsigned char
+
                       swrst;
     unsigned int
                       norintsts: /* errintsts */
+
     unsigned int
                                        /* errintstsen */
+
                       norintstsen;
     unsigned int
                       norintsigen;
                                        /* errintsigen */
+
     unsigned short
                       acmd12errsts:
+
     unsigned char
+
                       res1[2];
+
     unsigned int
                       capareg;
     unsigned char
                       res2[4];
+
     unsigned int
+
                       maxcurr;
+
     unsigned char
                       res3[0x34];
+
     unsigned int
                       control2;
     unsigned int
                       control3;
+
```

```
+
    unsigned char
                   res4[0x6e];
    unsigned short
                   hcver;
+
                   res5[0xFFF02];
    unsigned char
+
+};
#endif /* S3C64XX H */
step 4, Makefile & smdk6410.c
*/
------ board/samsung/smdk6410/smdk6410.c ------
index 8cb1f79..45da7e9 100644
@@ -136,4 +136,11 @@ int board eth init(bd t *bis)
}
#endif
+#ifdef CONFIG GERNERIC MMC
+int board mmc init(bd t *bis)
+{
    return s3c64x0 mmc init(0);
+
+}
+#endif
+
------drivers/mmc/Makefile ------
index 565ba6a..9f7ace9 100644
@@ -47,6 +47,7 @@ COBJS-$(CONFIG SDHCI) += sdhci.o
COBJS-$(CONFIG S5P SDHCI) += s5p sdhci.o
COBJS-$(CONFIG SH MMCIF) += sh mmcif.o
COBJS-$(CONFIG TEGRA MMC) += tegra mmc.o
+COBJS-\$(CONFIG~S3C64X0~MMC) += s3c64x0~mmc.o
COBJS := (COBJS-y)
```

+

unsigned int

control4;

```
SRCS := (COBJS:.o=.c)
```

-----

```
step 5,s3c64x0_mmc.c
```

```
------ drivers/mmc/s3c64x0 mmc.c
new file mode 100644
index 0000000..bc7a614
@@ -0,0 +1,485 @@
+/*
+ * (C) Copyright 2009 SAMSUNG Electronics
+ * Minkyu Kang <mk7.kang@samsung.com>
+ * Jaehoon Chung < jh80.chung@samsung.com>
+ *
+ * modified by Tekkaman Ninja for s3c64x0 < tekkamanninja@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
+ */
+//#define DEBUG
+#include <common.h>
+//#undef DEBUG
+#include <mmc.h>
```

```
+#include <asm/io.h>
+//#include <asm/arch/mmc.h>
+#include <asm/arch/s3c64x0.h>
+#include <asm/arch/s3c6410.h>
+
+/* support 3 mmc hosts */
+struct mmc mmc dev[3];
+struct mmc host mmc host[3];
+
+static inline struct s3c64x0 mmc *s3c64x0 get base mmc(int dev index)
+{
+
     unsigned long offset = dev index * sizeof(struct s3c64x0 mmc);
+
     return (struct s3c64x0 mmc *)(samsung get base mmc() + offset);
+}
+
+static int mmc card detect(struct mmc host *mmc host)
+{
+
     return (mmc host->reg->prnsts & (0x5 << 16));
+}
+
+static void mmc prepare data(struct mmc host *host, struct mmc data *data)
+{
+
     unsigned char ctrl;
+
+
     debug("data->dest: \%08x\n", (u32)data->dest);
     writel((u32)data->dest, &host->reg->sysad);
+
     /*
+
+
     * DMASEL[4:3]
     *00 = Selects SDMA
+
     *01 = Reserved
+
     * 10 = Selects 32-bit Address ADMA2
+
     * 11 = Selects 64-bit Address ADMA2
+
     */
+
     ctrl = readb(&host->reg->hostctl);
+
```

```
ctrl \&= \sim (3 << 3);
+
+
     writeb(ctrl, &host->reg->hostctl);
+
     /* We do not handle DMA boundaries, so set it to max (512 KiB) */
+
+
     writew((7 << 12) \mid (data->blocksize << 0), &host->reg->blksize);
     writew(data->blocks, &host->reg->blkcnt);
+
+}
+
+static void mmc set transfer mode(struct mmc host *host, struct mmc data
*data)
+{
+
     unsigned short mode;
+
     /*
+
+
      * TRNMOD
      * MUL1SIN0[5] : Multi/Single Block Select
+
                     : Data Transfer Direction Select
      * RD1WT0[4]
+
           1 = \text{read}
+
          0 = write
+
      * ENACMD12[2]: Auto CMD12 Enable
+
      * ENBLKCNT[1]: Block Count Enable
+
      * ENDMA[0]
+
                     : DMA Enable
      */
+
     mode = (1 << 1) \mid (1 << 0);
+
     if (data->blocks > 1)
+
          mode |= (1 << 5);
+
     if (data->flags & MMC DATA READ)
+
          mode |= (1 << 4);
+
+
+
     writew(mode, &host->reg->trnmod);
+}
+
+static int mmc send cmd(struct mmc *mmc, struct mmc cmd *cmd,
                struct mmc data *data)
+
```

```
+{
     struct mmc host *host = (struct mmc host *)mmc->priv;
+
     int flags, i;
+
     unsigned int timeout;
+
+
     unsigned int mask;
     unsigned int retry = 0x100000;
+
+
+
     /* Wait max 10 ms */
     timeout = 10;
+
+
+
     /*
+
      * PRNSTS
      * CMDINHDAT[1] : Command Inhibit (DAT)
+
                          : Command Inhibit (CMD)
      * CMDINHCMD[0]
+
      */
+
     mask = (1 << 0);
+
     if ((data != NULL) || (cmd->resp type & MMC RSP BUSY))
+
          mask = (1 << 1);
+
+
     /*
+
      * We shouldn't wait for data inihibit for stop commands, even
+
      * though they might use busy signaling
+
+
      */
     if (data)
+
          mask &= \sim (1 << 1);
+
+
     while (readl(&host->reg->prnsts) & mask) {
+
          if (timeout == 0) {
+
                printf("%s: timeout error\n", func );
+
                return -1;
+
           }
+
          timeout--;
+
+
          udelay(1000);
     }
+
```

```
+
+
     if (data)
          mmc prepare data(host, data);
+
+
     debug("cmd->arg: %08x\n", cmd->cmdarg);
+
     writel(cmd->cmdarg, &host->reg->argument);
+
+
     if (data)
+
          mmc set transfer mode(host, data);
+
+
+
     if ((cmd->resp type & MMC RSP 136) && (cmd->resp type &
MMC RSP BUSY))
          return -1;
+
+
     /*
+
+
     * CMDREG
     * CMDIDX[13:8]: Command index
+
     * DATAPRNT[5] : Data Present Select
+
     * ENCMDIDX[4]: Command Index Check Enable
+
                          : Command CRC Check Enable
     * ENCMDCRC[3]
+
     * RSPTYP[1:0]
+
          00 = No Response
+
          01 = Length 136
+
     *
          10 = \text{Length } 48
+
          11 = Length 48 Check busy after response
+
     */
+
     if (!(cmd->resp type & MMC RSP PRESENT))
+
          flags = 0;
+
     else if (cmd->resp type & MMC RSP 136)
+
+
          flags = (1 << 0);
     else if (cmd->resp type & MMC RSP BUSY)
+
          flags = (3 << 0);
+
+
     else
          flags = (2 << 0);
+
```

```
+
+
     if (cmd->resp type & MMC RSP CRC)
          flags |= (1 << 3);
+
     if (cmd->resp type & MMC RSP OPCODE)
+
          flags |= (1 << 4);
+
     if (data)
+
          flags |= (1 << 5);
+
+
     debug("cmd: %d\n", cmd->cmdidx);
+
+
     writew((cmd->cmdidx << 8) | flags, &host->reg->cmdreg);
+
+
     for (i = 0; i < retry; i++) {
+
          mask = readl(&host->reg->norintsts);
+
          /* Command Complete */
+
          if (mask & (1 << 0)) {
+
                if (!data)
+
                      writel(mask, &host->reg->norintsts);
+
                break;
+
           }
+
     }
+
+
     if (i == retry) {
+
          printf("%s: waiting for status update\n", func );
+
          return TIMEOUT;
+
+
     }
+
     if (mask & (1 << 16)) {
+
          /* Timeout Error */
+
           debug("timeout: %08x cmd %d\n", mask, cmd->cmdidx);
+
          return TIMEOUT;
+
     } else if (mask & (1 << 15)) {
+
+
          /* Error Interrupt */
          debug("error: %08x cmd %d\n", mask, cmd->cmdidx);
+
```

```
return -1;
+
     }
+
+
     if (cmd->resp type & MMC RSP PRESENT) {
+
           if (cmd->resp type & MMC RSP 136) {
+
                /* CRC is stripped so we need to do some shifting. */
+
                for (i = 0; i < 4; i++) {
+
                      unsigned int offset =
+
                            (unsigned int)(&host->reg->rspreg3 - i);
+
                      cmd->response[i] = readl(offset) << 8;</pre>
+
+
                      if (i!=3) {
+
                            cmd->response[i] |=
+
                                  readb(offset - 1);
+
                      }
+
                      debug("cmd->resp[%d]: \%08x\n",
+
                                  i, cmd->response[i]);
+
                 }
+
           } else if (cmd->resp type & MMC RSP BUSY) {
+
                 for (i = 0; i < retry; i++) {
+
                      /* PRNTDATA[23:20] : DAT[3:0] Line Signal */
+
+
                      if (readl(&host->reg->prnsts)
                            \& (1 << 20))
                                           /* DAT[0] */
+
                            break;
+
                 }
+
+
                if (i == retry) {
+
                      printf("%s: card is still busy\n", func );
+
                      return TIMEOUT;
+
                 }
+
+
                 cmd->response[0] = readl(&host->reg->rspreg0);
+
                 debug("cmd->resp[0]: %08x\n", cmd->response[0]);
+
           } else {
+
```

```
cmd->response[0] = readl(&host->reg->rspreg0);
+
                 debug("cmd->resp[0]: %08x\n", cmd->response[0]);
+
           }
+
     }
+
+
     if (data) {
+
           while (1) {
+
                 mask = readl(&host->reg->norintsts);
+
+
                 if (mask & (1 << 15)) {
+
                      /* Error Interrupt */
+
                      writel(mask, &host->reg->norintsts);
+
                      printf("%s: error during transfer: 0x%08x\n",
+
                                  func , mask);
+
                      return -1;
+
                 } else if (mask & (1 << 3)) {
+
                      /* DMA Interrupt */
+
                      debug("DMA end\n");
+
                      break;
+
                 } else if (mask & (1 << 1)) {
+
                      /* Transfer Complete */
+
                      debug("r/w is done\n");
+
                      break;
+
                 }
+
+
           writel(mask, &host->reg->norintsts);
+
     }
+
+
     udelay(1000);
+
     return 0;
+
+}
+
+static void mmc change clock(struct mmc host *host, uint clock)
+{
```

```
int div;
+
     unsigned short clk;
+
     unsigned long timeout;
+
     unsigned long ctrl2;
+
+
     /*
+
      * SELBASECLK[5:4]
+
      * 00/01 = HCLK
+
      *10 = EPLL
+
      * 11 = XTI or XEXTCLK
+
+
      */
     ctrl2 = readl(&host->reg->control2);
+
     ctrl2 &= \sim(3 << 4);
+
     ctrl2 = (2 << 4);
+
     writel(ctrl2, &host->reg->control2);
+
+
     writew(0, &host->reg->clkcon);
+
+
+
     /* XXX: we assume that clock is between 40MHz and 50MHz */
     if (clock == 0)
+
+
           goto out;
     else if (clock \le 400000)
+
           div = 0x100;
+
     else if (clock \le 20000000)
+
           div = 4;
+
     else if (clock \le 26000000)
+
           div = 2;
+
     else
+
           div = 1;
+
     debug("div: %d\n", div);
+
+
     div >>= 1;
+
     /*
+
      * CLKCON
+
```

```
* SELFREQ[15:8]
                           : base clock divied by value
+
+
      * ENSDCLK[2]
                           : SD Clock Enable
      * STBLINTCLK[1]
                           : Internal Clock Stable
+
      * ENINTCLK[0]
                           : Internal Clock Enable
+
+
      */
     clk = (div << 8) | (1 << 0);
+
     writew(clk, &host->reg->clkcon);
+
+
     /* Wait max 10 ms */
+
     timeout = 10:
+
     while (!(readw(&host->reg->clkcon) & (1 << 1))) {
+
           if (timeout == 0) {
+
                printf("%s: timeout error\n", func );
+
                return;
+
           }
+
           timeout--;
+
           udelay(1000);
+
     }
+
+
     clk = (1 << 2);
+
     writew(clk, &host->reg->clkcon);
+
+
+out:
     host->clock = clock;
+
+}
+
+static void mmc set ios(struct mmc *mmc)
+{
     struct mmc host *host = mmc->priv;
+
     unsigned char ctrl;
+
     unsigned long val;
+
+
+
     debug("bus width: %x, clock: %d\n", mmc->bus width, mmc->clock);
+
```

```
/*
+
+
     * SELCLKPADDS[17:16]
     * 00 = 2mA
+
     * 01 = 4mA
+
     *10 = 7mA
+
     *11 = 9mA
+
     */
+
     writel(0x3 << 16, &host->reg->control4);
+
+
     val = readl(&host->reg->control2);
+
+
     val &= (0x3 << 4);
+
                (1 << 31) | /* write status clear async mode enable */
     val |=
+
          (1 << 30) | /* command conflict mask enable */
+
          (1 << 14) | /* Feedback Clock Enable for Rx Clock */
+
          (1 << 8); /* SDCLK hold enable */
+
+
     writel(val, &host->reg->control2);
+
+
+
     /*
     * FCSEL1[15] FCSEL0[7]
+
     * FCSel[1:0]: Rx Feedback Clock Delay Control
+
          Inverter delay means 10 ns delay if SDCLK 50 MHz setting
+
          01 = Delay1 (basic delay)
+
          11 = Delay2 (basic delay + 2ns)
+
          00 = Delay3 (inverter delay)
+
     *
           10 = Delay4 (inverter delay + 2ns)
+
     */
+
     writel(0x8080, &host->reg->control3);
+
+
     mmc change clock(host, mmc->clock);
+
+
+
     ctrl = readb(&host->reg->hostctl);
+
```

```
/*
+
+
      * WIDE4[1]
     *1 = 4-bit mode
+
      * 0 = 1-bit mode
+
+
     if (mmc->bus width == 4)
+
           ctrl = (1 << 1);
+
+
     else
           ctrl &= \sim(1 << 1);
+
+
+
     /*
     * OUTEDGEINV[2]
+
      * 1 = Riging edge output
+
      * 0 = Falling edge output
+
      */
+
     ctrl &= \sim (1 << 2);
+
+
     writeb(ctrl, &host->reg->hostctl);
+
+}
+
+static void mmc reset(struct mmc host *host)
+{
     unsigned int timeout;
+
+
     /*
+
      * RSTALL[0] : Software reset for all
+
      *1 = reset
+
      *0 = work
+
      */
+
     writeb((1 << 0), \&host->reg->swrst);
+
+
     host->clock = 0;
+
+
     /* Wait max 100 ms */
+
```

```
timeout = 100;
+
+
     /* hw clears the bit when it's done */
+
     while (readb(&host->reg->swrst) & (1 << 0)) {
+
           if (timeout == 0) {
+
                printf("%s: timeout error\n", func );
+
                 return;
+
           }
+
           timeout--;
+
           udelay(1000);
+
     }
+
+}
+
+static int mmc core init(struct mmc *mmc)
+{
     struct mmc host *host = (struct mmc host *)mmc->priv;
+
     unsigned int mask;
+
+#if 0
     if (mmc \ card \ detect(host) == 0) {
+
           printf("NO SD/MMC detected!\n");
+
           return -1;
+
     }
+
+#endif
     mmc reset(host);
+
+
     host->version = readw(&host->reg->hcver);
+
+
     /* mask all */
+
     writel(0xffffffff, &host->reg->norintstsen);
+
     writel(0xffffffff, &host->reg->norintsigen);
+
+
     writeb(0xe, &host->reg->timeoutcon); /* TMCLK * 2^27 */
+
+
     /*
+
```

```
* NORMAL Interrupt Status Enable Register init
+
+
     * [5] ENSTABUFRDRDY: Buffer Read Ready Status Enable
     *[4] ENSTABUFWTRDY: Buffer write Ready Status Enable
+
     *[1] ENSTASTANSCMPLT: Transfre Complete Status Enable
+
     *[0] ENSTACMDCMPLT: Command Complete Status Enable
+
     */
+
     mask = readl(&host->reg->norintstsen);
+
     mask &= \sim(0xffff);
+
     \text{mask} \mid = (1 << 5) \mid (1 << 4) \mid (1 << 1) \mid (1 << 0);
+
     writel(mask, &host->reg->norintstsen);
+
+
     /*
+
+
     * NORMAL Interrupt Signal Enable Register init
     *[1] ENSTACMDCMPLT: Transfer Complete Signal Enable
+
     */
+
     mask = readl(&host->reg->norintsigen);
+
     mask &= \sim(0xffff);
+
     mask = (1 << 1);
+
     writel(mask, &host->reg->norintsigen);
+
+
+
     return 0;
+}
+
+static int s3c64x0 mmc initialize(int dev index)
+{
+
     struct mmc *mmc;
+
+
     mmc = &mmc dev[dev index];
+
     sprintf(mmc->name, "SAMSUNG SD/MMC");
+
+
     mmc->priv = &mmc host[dev index];
     mmc->send cmd = mmc send cmd;
+
+
     mmc->set ios = mmc set ios;
     mmc->init = mmc core init;
+
```

```
+
     mmc->detect mmc = mmc card detect;
+
     mmc->voltages = MMC VDD 32 33 | MMC VDD 33 34 |
+
MMC VDD 165 195;
     mmc->host caps = MMC MODE 4BIT | MMC MODE HS 52MHz |
+
MMC MODE HS;
+
     mmc - f min = 400000;
+
     mmc - f max = 52000000;
+
+
+
     mmc host[dev index].clock = 0;
     mmc host[dev index].reg = s3c64x0 get base mmc(dev index);
+
+
     mmc register(mmc);
+
+
+
     return 0;
+}
+
+int s3c64x0 mmc init(int dev index)
+{
+
     return s3c64x0 mmc initialize(dev index);
+}
```

## Chapter 6 ,lcd driver

## Step 1.Nand boot problem.

void board init f(unsigned long bootflag)

I found that my u-boot no response when boot from Nand.

As we kown,u-boot-nand.bin contains u-boot-spl-16k.bin and u-boot.bin.

You can do it like this:

```
cat nand-spl/u-boot-spl-16k.bin u-boot.bin > u-boot-nand.bin
```

```
{
    relocate code(CONFIG SYS TEXT BASE - TOTAL MALLOC LEN, NULL,
    /*relocate code(CONFIG SYS TEXT BASE - TOTAL MALLOC LEN, NULL,
+
              CONFIG SYS TEXT BASE);
+
+
+
    relocate code(8 * 1024, NULL,
              CONFIG SYS TEXT BASE);
}
------ include/configs/smdk6410.h ------
index d103e4a..cae9f34 100644
@@ -254,8 +254,8 @@
#define CONFIG SYS NAND U BOOT DST CONFIG SYS PHY UBOOT BASE
    /* NUB load-addr
                      */
#define CONFIG SYS NAND U BOOT START
    CONFIG SYS NAND U BOOT DST /* NUB start-addr
                                                        */
-#define CONFIG SYS NAND U BOOT OFFS(4 * 1024) /* Offset to RAM U-
Boot image */
-#define CONFIG SYS NAND U BOOT SIZE (252 * 1024)
                                                     /* Size of RAM U-
Boot image */
+#define CONFIG SYS NAND U BOOT OFFS
                                           (4*4*1024)
                                                          /* Offset to
RAM U-Boot image */
+#define CONFIG SYS NAND U BOOT SIZE
                                                          /* Size of
                                            (496 * 1024)
RAM U-Boot image */
/* NAND chip page size
                             */
#define CONFIG SYS NAND PAGE SIZE
                                      (2048 * 2)
------ nand spl/board/samsung/smdk6410/config.mk -------
index 8bea498..da144c5 100644
@@ -33,7 +33,7 @@ include $(TOPDIR)/board/$(BOARDDIR)/config.mk
# PAD TO used to generate a 4kByte binary needed for the combined image
# -> PAD TO = CONFIG SYS TEXT BASE + 4096
-PAD TO := $(shell expr $$[$(CONFIG SYS TEXT BASE) + 4096])
```

```
+PAD TO := \$(shell expr \$\$[\$(CONFIG SYS TEXT BASE) + 8192])
ifeq ($(debug),1)
PLATFORM CPPFLAGS += -DDEBUG
```

## Step 2. Modified this file.

chapter 6,lcd driver

```
----- arch/arm/include/asm/arch-s3c64xx/s3c6410.h ------
index ea3935f..06d14bb 100644
@@ -256,6 +256,7 @@
#define GPJPUD OFFSET
                             0x128
#define GPJCONSLP OFFSET
                             0x12C
#define GPJPUDSLP OFFSET
                             0x130
+#define SPCON OFFSET
                             0x1A0
#define MEM0DRVCON OFFSET 0x1D0
#define MEM1DRVCON OFFSET 0x1D4
#define GPKCON0 OFFSET
                             008x0
------common/lcd.c ------
index b6be800..63ddbb4 100644
@@ -1,26 +1,6 @@
/*
 * Common LCD routines for supported CPUs
- * (C) Copyright 2001-2002
- * Wolfgang Denk, DENX Software Engineering -- wd@denx.de
- * See file CREDITS for list of people who contributed to this
- * project.
```

- \* This program is free software; you can redistribute it and/or
- \* modify it under the terms of the GNU General Public License as

```
- * the License, or (at your option) any later version.
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
 */
@@ -32,6 +12,7 @@
#include <config.h>
#include <common.h>
#include <command.h>
+#include <version.h>
#include <stdarg.h>
#include linux/types.h>
#include <stdio dev.h>
@@ -40,27 +21,14 @@
#endif
#include <lcd.h>
#include <watchdog.h>
-#if defined(CONFIG CPU PXA25X) || defined(CONFIG CPU PXA27X) || \
     defined(CONFIG CPU MONAHANS)
-#define CONFIG CPU PXA
-#include <asm/byteorder.h>
-#endif
```

- \* published by the Free Software Foundation; either version 2 of

```
-#if defined(CONFIG MPC823)
-#include <lcdvideo.h>
-#endif
-#if defined(CONFIG ATMEL LCD)
-#include <atmel lcdc.h>
-#endif
+#include <asm/io.h>
+#ifdef CONFIG LCD
/* ** FONT DATA
                                           */
#include <video font.h>
                 /* Get font data, width and height */
#include <video font data.h>
/* ** LOGO DATA
                                           */
@@ -72,46 +40,61 @@
# endif
#endif
-DECLARE GLOBAL DATA PTR;
ulong lcd setmem (ulong addr);
-static void lcd drawchars(ushort x, ushort y, uchar *str, int count);
-static inline void lcd puts xy(ushort x, ushort y, uchar *s);
-static inline void lcd putc xy(ushort x, ushort y, uchar c);
+DECLARE GLOBAL DATA PTR;
-static int lcd init(void *lcdbase);
+vidinfo t panel info = {
```

```
+ S3CFB HRES, //行点数 320
+ S3CFB VRES, //行数 240
       0, //显示宽度
+
       0, //显示高度
+
+ 4,//PIXELBITS, //每像素点使用位数 16bpp
+};
-static void *lcd logo (void);
+char lcd is enabled = 0;
+int lcd line length;
+int lcd color fg;
+int lcd color bg;
-static int lcd getbgcolor(void);
-static void lcd setfgcolor(int color);
-static void lcd setbgcolor(int color);
                    /* Start of framebuffer memory
+void *lcd base;
                                                    */
+void *lcd console address; /* Start of console buffer
                                                    */
-char lcd is enabled = 0;
+/*
+ * Frame buffer memory information
+ */
          NOT USED SO FAR
-#ifdef
-static void lcd getcolreg(ushort regno,
                     ushort *red, ushort *green, ushort *blue);
-static int lcd getfgcolor(void);
          /* NOT USED SO FAR */
-#endif
+static int lcd init (void *lcdbase);
```

```
+extern ulong get HCLK(void);
+static void lcd hline(int x,int y,int width,uint16 t color);
+static void lcd vline(int x,int y,int height,uint16 t color);
+
+static void lcd drawchars (ushort x, ushort y, uchar *str, int count);
+static inline void lcd_puts xy (ushort x, ushort y, uchar *s);
+static inline void lcd putc xy (ushort x, ushort y, uchar c);
+static int lcd getbgcolor (void);
+static void lcd setfgcolor (int color);
+static void lcd setbgcolor (int color);
+static void *lcd logo (void);
+
+short console col;
+short console row;
-static void console scrollup(void)
+static void console scrollup (void)
{
     /* Copy up rows ignoring the first one */
     memcpy(CONSOLE ROW FIRST, CONSOLE ROW SECOND,
CONSOLE SCROLL SIZE);
     memcpy (CONSOLE ROW FIRST, CONSOLE ROW SECOND,
CONSOLE SCROLL SIZE);
     /* Clear the last one */
     memset(CONSOLE ROW LAST, COLOR MASK(lcd color bg),
CONSOLE ROW SIZE);
     memset (CONSOLE ROW LAST, COLOR MASK(lcd color bg),
CONSOLE ROW SIZE);
}
/*_____*/
-static inline void console back(void)
```

```
+static inline void console back (void)
{
     if (-console col < 0) {
          console col = CONSOLE COLS-1;
@@ -120,13 +103,14 @@ static inline void console back(void)
          }
     }
     lcd putc xy(console col * VIDEO FONT WIDTH,
          console row * VIDEO FONT HEIGHT, ' ');
     lcd putc xy (console col * VIDEO FONT WIDTH,
+
             console row * VIDEO FONT HEIGHT,
+
             ' ');
+
}
/*-----*/
-static inline void console newline(void)
+static inline void console newline (void)
{
     ++console row;
     console col = 0;
@@ -134,67 +118,61 @@ static inline void console newline(void)
     /* Check if we need to scroll the terminal */
     if (console row >= CONSOLE ROWS) {
          /* Scroll everything up */
          console scrollup();
          console scrollup();
+
          --console row;
     }
}
```

```
-void lcd putc(const char c)
+void lcd putc (const char c)
{
     if (!lcd_is_enabled) {
           serial putc(c);
           return;
      }
     switch (c) {
     case '\r':
           console col = 0;
     case '\r':
                 console col = 0;
+
                 return;
+
           return;
      case '\n':
           console newline();
                 console newline();
+
      case '\n':
                 return;
+
           return;
      case '\t':
                 /* Tab (8 chars alignment) */
           console col += 8;
           console col &= \sim7;
                 console\_col += 8;
+
                 console_col &= \sim7;
+
           if (console col >= CONSOLE COLS)
                 console newline();
                 if (console_col >= CONSOLE_COLS) {
+
                       console newline();
+
                 }
+
+
                 return;
```

```
return;
     case '\b':
          console back();
     case '\b':
               console back();
+
               return;
+
          return;
     default:
          lcd putc xy(console col * VIDEO FONT WIDTH,
               console row * VIDEO FONT HEIGHT, c);
          if (++console col >= CONSOLE COLS)
               console newline();
     default:
               lcd putc xy (console col * VIDEO FONT WIDTH,
+
                       console row * VIDEO FONT HEIGHT,
+
                        c);
+
               if (++console col >= CONSOLE COLS) {
+
                     console newline();
+
               }
+
+
               return;
     }
     /* NOTREACHED */
+
}
_/*____*/
-void lcd puts(const char *s)
+void lcd puts (const char *s)
{
     if (!lcd is enabled) {
          serial_puts(s);
     /*if (!lcd is enabled) {
+
          serial_puts (s);
+
```

```
return;
    }
    }*/
+
   serial puts (s);
+
    while (*s) {
        lcd putc(*s++);
        lcd putc (*s++);
+
    }
}
-/*-----*/
void lcd printf(const char *fmt, ...)
{
    va list args;
@@ -210,23 +188,43 @@ void lcd printf(const char *fmt, ...)
/* ** Low-Level Graphics Routines
                                           */
+static void lcd hline(int x,int y,int width,uint16 t color)
+{
+ uint16 t*pp;
+ int i;
+
+ pp = (uint16 t *)((uint32 t)lcd base + y * lcd line length + x *)
panel info.vl bpix / 8);
+ for(i=0;i < width;i++)
+ {
+ *pp = color;
+ pp++;
+ }
+}
+
```

```
+static void lcd vline(int x,int y,int height,uint16 t color)
+{
+ uint16 t*pp;
+ int i;
+
+ for(i=0;i<height;i++)
+ {
+ pp = (uint16 t*)((uint32 t)lcd base + (y + i)*lcd line length + x*)
NBITS(panel info.vl bpix)/8);
+ *pp = color;
+ }
+}
-static void lcd drawchars(ushort x, ushort y, uchar *str, int count)
+static void lcd drawchars (ushort x, ushort y, uchar *str, int count)
{
     uchar *dest;
     ushort row;
-#if defined(CONFIG LCD LOGO) &&!
defined(CONFIG LCD INFO BELOW LOGO)
     y += BMP LOGO HEIGHT;
-#endif
#if LCD BPP == LCD MONOCHROME
     ushort off = x * (1 << LCD BPP) \% 8;
#endif
     dest = (uchar *)(lcd base + y * lcd line length + x * (1 << LCD BPP) / 8);
     dest = (uchar *)(lcd base + y * lcd line length + x * (1 << LCD BPP)/8);
+
     for (row = 0; row < VIDEO FONT HEIGHT; ++row, dest +=
lcd line length) {
     for (row=0; row < VIDEO FONT HEIGHT; ++row, dest +=
lcd line length) {
```

```
uchar *s = str;
           int i:
#if LCD BPP == LCD COLOR16
@@ -239,7 +237,7 @@ static void lcd drawchars(ushort x, ushort y, uchar *str,
int count)
           uchar rest = *d & -(1 << (8-off));
           uchar sym;
#endif
           for (i = 0; i < count; ++i) {
           for (i=0; i < count; ++i) {
+
                uchar c, bits;
                c = *s++;
@@ -247,18 +245,18 @@ static void lcd drawchars(ushort x, ushort y, uchar
*str, int count)
#if LCD BPP == LCD MONOCHROME
                 sym = (COLOR MASK(lcd color fg) & bits) |
                      (COLOR MASK(lcd color bg) & ~bits);
+
                     (COLOR MASK(lcd color bg) & ~bits);
                *d++ = rest \mid (sym >> off);
                rest = sym << (8-off);
#elif LCD BPP == LCD COLOR8
                for (c = 0; c < 8; ++c) {
+
                for (c=0; c<8; ++c) {
                      *d++ = (bits \& 0x80) ?
                                 lcd color fg: lcd color bg;
                      bits <<=1:
                 }
#elif LCD BPP == LCD COLOR16
                for (c = 0; c < 8; ++c) {
+
                for (c=0; c<8; ++c) {
                      *d++ = (bits \& 0x80) ?
```

```
lcd color fg : lcd color bg;
                   bits <<=1:
@@ -273,55 +271,198 @@ static void lcd drawchars(ushort x, ushort y, uchar
*str, int count)
/*-----*/
-static inline void lcd puts xy(ushort x, ushort y, uchar *s)
+static inline void lcd puts xy (ushort x, ushort y, uchar *s)
{
    lcd drawchars(x, y, s, strlen((char *)s));
+#if defined(CONFIG LCD LOGO) &&!
defined(CONFIG LCD INFO BELOW LOGO)
    lcd drawchars (x, y+BMP LOGO HEIGHT, s, strlen ((char *)s));
+
+#else
    lcd drawchars (x, y, s, strlen ((char *)s));
+
+#endif
}
/*_____*/
-static inline void lcd putc xy(ushort x, ushort y, uchar c)
+static inline void lcd putc xy (ushort x, ushort y, uchar c)
{
    lcd drawchars(x, y, &c, 1);
+#if defined(CONFIG LCD LOGO) &&!
defined(CONFIG LCD INFO BELOW LOGO)
    lcd drawchars (x, y+BMP LOGO HEIGHT, &c, 1);
+
+#else
+
    lcd drawchars (x, y, &c, 1);
+#endif
}
-/** Small utility to check that you got the colours right
                                                     */
```

```
-#ifdef LCD TEST PATTERN
-#define
         N BLK VERT
                         2
-#define
         N BLK HOR
                         3
-static int test colors[N BLK HOR*N BLK VERT] = {
     CONSOLE COLOR RED,
                              CONSOLE COLOR GREEN,
     CONSOLE COLOR YELLOW,
     CONSOLE COLOR BLUE,
                              CONSOLE COLOR MAGENTA,
     CONSOLE COLOR CYAN,
-};
-static void test pattern(void)
+ulong calc fbsize (void)
{
    ushort v_max = panel info.vl row;
    ushort h max = panel info.vl col;
     ushort v step = (v max + N BLK VERT - 1) / N BLK VERT;
     ushort h step = (h max + N BLK HOR - 1) / N BLK HOR;
     ushort v, h;
     uchar *pix = (uchar *)lcd base;
     printf("[LCD] Test Pattern: %d x %d [%d x %d]\n",
          h max, v max, h step, v step);
    /* WARNING: Code silently assumes 8bit/pixel */
     for (v = 0; v < v \text{ max}; ++v) {
         uchar iy = v / v step;
         for (h = 0; h < h max; ++h) {
               uchar ix = N BLK HOR * iy + (h/h step);
               *pix++ = test colors[ix];
          }
     }
```

```
+ ulong size;
+ int line length = (panel info.vl col * NBITS(panel info.vl bpix)) / 8;
+ size = line length * panel info.vl row;
+//#ifdef LCD FRAMEBUFFER
+// size = 4096;
+//#endif
+
+ return size;
}
-#endif /* LCD_TEST_PATTERN */
根据给定的显示缓冲,初始化 lcd
                                            */
                                          */
   uboot 使用内存有限,只能开辟一个基本窗口
+void lcd ctrl init(void *lcdbase)
+{
+ ulong freq lcdclk;
+ ulong freq Hclk;
+ ulong fb size;
+ unsigned char nn;
+ unsigned short *pp;
+ int i;
+
+ printf("initial lcd controller\n");
+ //配置管脚
+ GPICON REG = 0xaaaaaaaa;
+ GPIPUD REG = 0xaaaaaaaa;
+ GPJCON REG = 0xaaaaaaaa;
+ GPJPUD REG = 0xaaaaaaaa;
+
+ lcd disable();
+ S3C WINCON0 &= (~(S3C WINCONX ENWIN F ENABLE));
```

```
+
+
+ // (1)MOFPCON:SEL BYPASS[3] value@0x7410800C 必须设置为'0'.
 MIFPCON REG &= (~SEL BYPASS MASK);
+ //(2)SPCON:LCD SEL[1:0]value@0x74F0081A0 必须设置为'00',使用主机 I/F 类型,或
者设置为'01' 使用 RGB I/F 类型。
+ SPCON REG &= (~LCD SEL MASK);
+ SPCON REG |= (RGB IF STYLE MASK);
+ //(3)VIDCON0:配置视频输出格式和显示使能/禁止。
+
+ freq lcdclk = S3CFB PIXEL CLOCK;
+ freq Hclk = get HCLK();
+ nn = (unsigned char)(freq Hclk / freq lcdclk) - 1;
+
+ if(freq lcdclk < freq Hclk/2)
+ {
+
   S3C VIDCON0 = S3C VIDCON0 INTERLACE F PROGRESSIVE +
S3C VIDCON0 VIDOUT_RGB_IF + \
       S3C VIDCONO PNRMODE RGB P +
+
S3C VIDCONO CLKVALUP ST FRM + S3C VIDCONO CLKVAL F(nn) + \
       S3C VIDCONO CLKDIR DIVIDED + S3C VIDCONO CLKSEL F HCLK;
+
+ }else
   S3C VIDCON0 = S3C VIDCON0 INTERLACE F PROGRESSIVE +
S3C VIDCON0 VIDOUT RGB IF + \
       S3C VIDCONO PNRMODE RGB P +
S3C VIDCONO CLKVALUP ST FRM + S3C VIDCONO CLKVAL F(0) + \
       S3C VIDCONO CLKDIR DIRECTED +
S3C VIDCONO CLKSEL F HCLK;
+ }
+ printf(" clk freq:%d MHz, div freq:%d ,rea freq:%d MHz
\n", freq lcdclk/1000000, nn, freq Hclk/(nn+1)/1000000);
+ //(4)VIDCON1:RGB I/F 控制信号。
+ nn = 0;
```

```
+
+ if(S3CFB IVCLK)
+ {
+ nn += S3C VIDCON1 IVCLK RISE EDGE;
+ }
+ if(S3CFB IHSYNC)
+ {
  nn += S3C VIDCON1 IHSYNC INVERT;
+
+ }
+ if(S3CFB IVSYNC)
+ {
  nn += S3C VIDCON1 IVSYNC INVERT;
+ }
+ if(S3CFB IVDEN)
+ {
  nn += S3C VIDCON1 IVDEN INVERT;
+ }
+ S3C VIDCON1 = (unsigned int)nn;
+ S3C VIDCON2 = 0;
+ //(5)I80IFCONx:i80 系统 I/F 控制信号。
+ //(6)ITUIFCON0:ITU(BT.601)接口控制
+ //(7)VIDTCONx:配置视频输出时序和显示尺寸。
+ S3C VIDTCON0 = S3C VIDTCON0 VBPD(S3CFB VBP - 1) |
S3C VIDTCONO VFPD(S3CFB VFP - 1) | S3C VIDTCONO VSPW(S3CFB VSW -
1);
+ S3C VIDTCON1 = S3C VIDTCON1 HBPD(S3CFB HBP - 1)
S3C VIDTCON1 HFPD(S3CFB HFP-1) | S3C VIDTCON1 HSPW(S3CFB HSW-
1);
+ S3C VIDTCON2 = S3C VIDTCON2 LINEVAL(S3CFB VRES - 1) |
S3C VIDTCON2 HOZVAL(S3CFB HRES - 1);
+ printf("\n HBP = %d HFP = %d HSW = %d,Hpixs:
%d",S3CFB HBP,S3CFB HFP,S3CFB HSW,S3CFB HRES);
+ printf("\n VBP = %d VFP = %d VSW = %d,Vpixs:
%d",S3CFB VBP,S3CFB VFP,S3CFB VSW,S3CFB VRES);
```

```
+
+ //(8)WINCONx:窗口格式设置
+ S3C WINCON0 = S3C WINCONx BPPMODE F 16BPP 565
S3C WINCONX BYTSWP ENABLE;
+ S3C WINCON1 = 0;
+ S3C WINCON2 = 0;
+ S3C WINCON3 = 0;
+ S3C WINCON4 = 0;
+ //(9)VIDOSDxA,VIDOSDxB:窗口位置设置
+
+ S3C VIDOSD0A = S3C VIDOSDxA OSD LTX F(0) +
S3C VIDOSDxA OSD LTY F(0);
+ S3C VIDOSD0B = S3C VIDOSDxB OSD RBX F(S3CFB HRES) |
S3C VIDOSDxB OSD RBY F(S3CFB VRES);
+ S3C VIDOSD0C = S3C VIDOSD0C OSDSIZE(S3CFB HRES*S3CFB VRES);
+
+ S3C VIDOSD1A = 0;
+ S3C VIDOSD1B = 0;
+ S3C VIDOSD1C = 0;
+ S3C VIDOSD1D = 0;
+ S3C VIDOSD2A = 0;
+ S3C VIDOSD2B = 0;
+ S3C_VIDOSD2C = 0;
+ S3C VIDOSD2D = 0;
+ S3C VIDOSD3A = 0;
+ S3C VIDOSD3B = 0;
+ S3C VIDOSD3C = 0;
+ S3C VIDOSD4A = 0;
+ S3C VIDOSD4B = 0;
+ S3C VIDOSD4C = 0;
+
+ //(10)VIDOSDxC:alpha 值设置
+
+ //(11)VIDWxxADDx:源图像地址设置
```

```
+
+ fb size = calc fbsize();
+//#ifdef LCD FRAMEBUFFER
+ // fb size = (panel info.vl col * panel info.vl bpix) / 8 * panel info.vl row;
+//#endif
+ // S3C VIDW00ADD0B0 = (unsigned int)(lcdbase) |
S3C VIDWxxADD0 VBANK F((unsigned int)lcdbase);
+ S3C_VIDW00ADD0B0 = virt to phys(lcdbase);
+ S3C VIDW00ADD0B1 = 0;
+ S3C VIDW01ADD0B0 = 0;
+ S3C VIDW01ADD0B1 = 0;
+ S3C VIDW02ADD0 = 0;
+ S3C VIDW03ADD0 = 0;
+ S3C VIDW04ADD0 = 0;
+
+ // S3C VIDW00ADD1B0 = S3C VIDWxxADD1 VBASEL F((unsigned int)
(lcdbase) + fb size);
+ S3C VIDW00ADD1B0 = virt to phys((unsigned int)(lcdbase) + fb size);
+ S3C VIDW00ADD1B1 = 0;
+ S3C VIDW01ADD1B0 = 0;
+ S3C VIDW01ADD1B1 = 0;
+ S3C VIDW02ADD1 = 0;
+ S3C VIDW03ADD1 = 0;
+ S3C VIDW04ADD1 = 0;
+
+ S3C VIDW00ADD2 = S3C VIDWxxADD2 OFFSIZE F(0) |
(S3C VIDWxxADD2 PAGEWIDTH F(panel info.vl col*panel info.vl bpix/8));
+ S3C VIDW01ADD2 = 0;
+ S3C VIDW02ADD2 = 0;
+ S3C VIDW03ADD2 = 0;
+ S3C VIDW04ADD2 = 0;
+ //(12)WxKEYCONx:色键值寄存器
+ //(13)WINxMAP:窗口颜色控制
+ //(14)WPALCON:调色板控制寄存器
```

```
+ //(15)WxPDATAxx:索引窗口调色板数据
+ printf("\nFrameBuff:%08x",(unsigned int)lcdbase);
+#if 1
+ memset(lcdbase,0x55,fb size);
+#else
+ pp = lcdbase;
+ for(i=0;i < S3CFB HRES * S3CFB VRES;i++)
+ {
+ *pp = 0xf100;
+ pp++;
+ }
+#endif
+ lcd enable();
+ S3C WINCON0 |= S3C WINCONx ENWIN F ENABLE;
+ printf("\n LCD initialization Finished. \n");
+}
+
/* ** GENERIC Initialization Routines
                                                  */
@@ -335,12 +476,12 @@ int drv lcd init (void)
    lcd line length = (panel info.vl col * NBITS (panel info.vl bpix)) / 8;
    lcd init(lcd base);
                    /* LCD initialization */
    lcd init (lcd base); /* LCD initialization */
+
    /* Device initialization */
    memset(&lcddev, 0, sizeof(lcddev));
    memset (&lcddev, 0, sizeof (lcddev));
+
    strcpy(lcddev.name, "lcd");
```

```
strcpy (lcddev.name, "lcd");
+
     lcddev.ext = 0;
                               /* No extensions */
     lcddev.flags = DEV FLAGS OUTPUT; /* Output only */
     lcddev.putc = lcd putc;
                                    /* 'putc' function */
@@ -352,8 +493,7 @@ int drv lcd init (void)
}
-static
-int do lcd clear(cmd tbl t*cmdtp, int flag, int argc, char *const argv[])
+static int do lcd clear(cmd tbl t *cmdtp, int flag, int argc, char *const argv[])
{
     lcd clear();
     return 0;
@@ -367,36 +507,37 @@ void lcd clear(void)
#elif LCD BPP == LCD COLOR8
     /* Setting the palette */
     lcd setcolreg(CONSOLE COLOR BLACK, 0, 0, 0);
     lcd setcolreg(CONSOLE COLOR RED, 0xFF, 0, 0);
     lcd setcolreg(CONSOLE COLOR GREEN, 0, 0xFF, 0);
     lcd setcolreg(CONSOLE COLOR YELLOW, 0xFF, 0xFF, 0);
     lcd setcolreg(CONSOLE COLOR BLUE, 0, 0, 0xFF);
     lcd setcolreg(CONSOLE COLOR MAGENTA, 0xFF, 0, 0xFF);
     lcd setcolreg(CONSOLE COLOR CYAN, 0, 0xFF, 0xFF);
     lcd setcolreg(CONSOLE COLOR GREY, 0xAA, 0xAA, 0xAA);
     lcd setcolreg(CONSOLE COLOR WHITE, 0xFF, 0xFF, 0xFF);
     /*lcd setcolreg (CONSOLE COLOR BLACK,
+
                                                  0,
                                                      0,
                                                          0);
     lcd setcolreg (CONSOLE COLOR RED, 0xFF,
                                                 0,
                                                     0);
+
     lcd setcolreg (CONSOLE COLOR GREEN,
+
                                                0, 0xFF,
                                                          0);
     lcd setcolreg (CONSOLE COLOR YELLOW, 0xFF, 0xFF,
+
                                                            0);
     lcd setcolreg (CONSOLE COLOR BLUE,
                                               0, 0, 0xFF);
+
     lcd setcolreg (CONSOLE COLOR MAGENTA,
+
                                                     0xFF,
                                                            0, 0xFF);
     lcd setcolreg (CONSOLE COLOR CYAN,
                                                 0, 0xFF, 0xFF);
+
```

```
lcd setcolreg (CONSOLE COLOR GREY,
+
                                               0xAA, 0xAA, 0xAA);
     lcd setcolreg (CONSOLE COLOR WHITE,
+
                                               0xFF, 0xFF, 0xFF);*/
#endif
#ifndef CONFIG SYS WHITE ON BLACK
     lcd setfgcolor(CONSOLE COLOR BLACK);
     lcd setbgcolor(CONSOLE COLOR WHITE);
     lcd setfgcolor (CONSOLE COLOR WHITE);
+
     lcd setbgcolor (CONSOLE COLOR BLACK);
+
#else
     lcd setfgcolor(CONSOLE COLOR WHITE);
     lcd setbgcolor(CONSOLE COLOR BLACK);
     lcd setfgcolor (CONSOLE COLOR BLACK);
+
     lcd setbgcolor (CONSOLE COLOR WHITE);
+
#endif
          /* CONFIG SYS WHITE ON BLACK */
#ifdef
          LCD TEST PATTERN
     test pattern();
#else
     /* set framebuffer to background color */
     memset((char *)lcd base,
+
     memset ((char *)lcd base,
          COLOR MASK(lcd getbgcolor()),
          lcd line length*panel info.vl row);
#endif
     /* Paint the logo and retrieve LCD base address */
     debug("[LCD] Drawing the logo...\n");
     //debug ("[LCD] Drawing the logo...\n");
+
     lcd console address = lcd logo ();
     //lcd console address = (void *)lcd base;
+
     console col = 0;
     console row = 0;
@@ -410,12 +551,12 @@ U_BOOT_CMD(
```

```
-static int lcd init(void *lcdbase)
+static int lcd init (void *lcdbase)
{
     /* Initialize the lcd controller */
     debug("[LCD] Initializing LCD frambuffer at %p\n", lcdbase);
     debug ("[LCD] Initializing LCD frambuffer at %p\n", lcdbase);
+
     lcd ctrl init(lcdbase);
     lcd ctrl init (lcdbase);
+
     lcd is enabled = 1;
     lcd clear();
     lcd enable ();
@@ -442,13 +583,13 @@ static int lcd init(void *lcdbase)
 *
 * Note that this is running from ROM, so no write access to global data.
 */
-ulong lcd setmem(ulong addr)
+ulong lcd setmem (ulong addr)
{
     ulong size;
     int line length = (panel info.vl col * NBITS(panel info.vl bpix)) / 8;
     int line length = (panel info.vl col * NBITS (panel info.vl bpix)) / 8;
+
     debug("LCD panel info: %d x %d, %d bit/pix\n", panel info.vl col,
           panel info.vl row, NBITS(panel info.vl bpix));
     debug ("LCD panel info: %d x %d, %d bit/pix\n",
+
           panel info.vl col, panel info.vl row, NBITS (panel info.vl bpix));
+
     size = line length * panel info.vl row;
@@ -458,21 +599,21 @@ ulong lcd setmem(ulong addr)
```

```
/* Allocate pages for the frame buffer. */
     addr -= size;
     debug("Reserving %ldk for LCD Framebuffer at: %08lx\n", size>>10,
addr);
     debug ("Reserving %ldk for LCD Framebuffer at: %08lx\n", size>>10,
addr);
     return addr;
     return (addr);
+
}
/*_____*/
-static void lcd setfgcolor(int color)
+static void lcd setfgcolor (int color)
{
     lcd color fg = color;
}
-static void lcd setbgcolor(int color)
+static void lcd setbgcolor (int color)
{
     lcd color bg = color;
}
@@ -480,7 +621,7 @@ static void lcd setbgcolor(int color)
/*_____*/
          NOT USED SO FAR
#ifdef
-static int lcd getfgcolor(void)
+static int lcd getfgcolor (void)
{
```

```
return lcd color fg;
}
@@ -488,91 +629,90 @@ static int lcd getfgcolor(void)
/*-----*/
-static int lcd getbgcolor(void)
+static int lcd getbgcolor (void)
{
    return lcd color bg;
}
-/* ** Chipset depending Bitmap / Logo stuff...
                                                */
-static inline ushort *configuration get cmap(void)
+void lcd disable (void)
{
-#if defined CONFIG CPU PXA
    struct pxafb info *fbi = &panel info.pxa;
    return (ushort *)fbi->palette;
-#elif defined(CONFIG MPC823)
    immap t*immr = (immap t*) CONFIG SYS IMMR;
    cpm8xx t*cp = &(immr->im cpm);
    return (ushort *)&(cp->lcd cmap[255 * sizeof(ushort)]);
-#elif defined(CONFIG ATMEL LCD)
    return (ushort *)(panel info.mmio + ATMEL LCDC LUT(0));
-#elif !defined(CONFIG ATMEL HLCD) && !defined(CONFIG EXYNOS FB)
    return panel info.cmap;
-#else
-#if defined(CONFIG LCD LOGO)
    return bmp logo palette;
```

```
-#else
    return NULL;
-#endif
-#endif
+ S3C VIDCONO &= (~(S3C VIDCONO ENVID ENABLE |
S3C VIDCONO ENVID F ENABLE));
+}
+
+void lcd enable (void)
+{
+ S3C VIDCON0 |= (S3C VIDCON0 ENVID ENABLE |
S3C VIDCONO ENVID F ENABLE);
}
+
+void lcd panel disable(void)
+{
+ MIFPCON REG |= SEL BYPASS MASK;
+}
+/* ** Chipset depending Bitmap / Logo stuff...
                                          */
#ifdef CONFIG LCD LOGO
-void bitmap plot(int x, int y)
+void bitmap plot (int x, int y)
{
#ifdef CONFIG ATMEL LCD
   uint *cmap = (uint *)bmp logo palette;
+
   uint *cmap;
#else
    ushort *cmap = (ushort *)bmp logo palette;
+
    ushort *cmap;
#endif
```

```
ushort i, j;
     uchar *bmap;
     uchar *fb;
     ushort *fb16:
-#if defined(CONFIG MPC823)
     immap t*immr = (immap t*) CONFIG SYS IMMR;
     cpm8xx t*cp = &(immr->im cpm);
+#if defined(CONFIG CPU PXA)
     struct pxafb info *fbi = &panel info.pxa;
+
+#elif defined(CONFIG MPC823)
     volatile immap t*immr = (immap t*) CONFIG SYS IMMR;
+
     volatile cpm8xx t*cp = &(immr->im cpm);
+
#endif
     debug("Logo: width %d height %d colors %d cmap %d\n",
     debug ("Logo: width %d height %d colors %d cmap %d\n",
+
          BMP LOGO WIDTH, BMP LOGO HEIGHT, BMP LOGO COLORS,
          ARRAY SIZE(bmp logo palette));
          (int)(sizeof(bmp logo palette)/(sizeof(ushort))));
+
     bmap = \&bmp logo bitmap[0];
     fb = (uchar *)(lcd base + y * lcd line length + x);
     if (NBITS(panel info.vl bpix) < 12) {
          /* Leave room for default color map
           * default case: generic system with no cmap (most likely 16bpp)
           * cmap was set to the source palette, so no change is done.
           * This avoids even more ifdefs in the next stanza
           */
-#if defined(CONFIG MPC823)
          cmap = (ushort *) &(cp->lcd cmap[BMP LOGO OFFSET *
sizeof(ushort)]);
+
          /* Leave room for default color map */
+#if defined(CONFIG CPU PXA)
```

```
+
          cmap = (ushort *)fbi->palette;
+#elif defined(CONFIG MPC823)
          cmap = (ushort *)&(cp-
>lcd cmap[BMP LOGO OFFSET*sizeof(ushort)]);
#elif defined(CONFIG ATMEL LCD)
          cmap = (uint *)configuration get cmap();
          cmap = (uint *) (panel info.mmio + ATMEL LCDC LUT(0));
+
#else
          cmap = configuration get cmap();
          /*
+
           * default case: generic system with no cmap (most likely 16bpp)
           * We set cmap to the source palette, so no change is done.
+
           * This avoids even more ifdef in the next stanza
+
           */
+
          cmap = bmp logo palette;
+
#endif
          WATCHDOG RESET();
          /* Set color map */
          for (i = 0; i < ARRAY SIZE(bmp logo palette); ++i) {
          for (i=0; i<(sizeof(bmp logo palette)/(sizeof(ushort))); ++i) {
+
                ushort colreg = bmp logo palette[i];
#ifdef CONFIG ATMEL LCD
                uint lut entry;
#ifdef CONFIG ATMEL LCD BGR555
                lut entry = ((colreg \& 0x000F) << 11)
                           ((colreg \& 0x00F0) << 2)
                           ((colreg \& 0x0F00) >> 7);
+
                        ((colreg \& 0x00F0) << 2)
                        ((colreg \& 0x0F00) >> 7);
+
#else /* CONFIG ATMEL LCD RGB565 */
                lut entry = ((colreg \& 0x000F) << 1)
                           ((colreg \& 0x00F0) << 3) |
```

```
((colreg \& 0x0F00) << 4);
                        ((colreg \& 0x00F0) << 3) |
+
                        ((colreg \& 0x0F00) << 4);
+
#endif
                *(cmap + BMP LOGO OFFSET) = lut entry;
                cmap++;
@@ -587.8 + 727.8 @@ void bitmap plot(int x, int y)
           WATCHDOG RESET();
           for (i = 0; i < BMP LOGO HEIGHT; ++i) {
                memcpy(fb, bmap, BMP LOGO WIDTH);
           for (i=0; i<BMP LOGO HEIGHT; ++i) {
+
                memcpy (fb, bmap, BMP LOGO WIDTH);
+
                bmap += BMP LOGO WIDTH;
                fb += panel info.vl col;
           }
@@ -596.8 + 736.8 @@ void bitmap plot(int x, int y)
     else { /* true color mode */
           u16 col16;
           fb16 = (ushort *)(lcd base + y * lcd line length + x);
           for (i = 0; i < BMP LOGO HEIGHT; ++i) {
                for (j = 0; j < BMP LOGO WIDTH; j++) {
           for (i=0; i<BMP LOGO HEIGHT; ++i) {
+
+
                for (j=0; j<BMP LOGO WIDTH; j++) {
                      col16 = bmp logo palette[(bmap[j]-16)];
                      fb16[j] =
                           ((col16 \& 0x000F) << 1)
@@ -611.8 + 751.6 @@ void bitmap plot(int x, int y)
     WATCHDOG RESET();
}
-#else
-static inline void bitmap plot(int x, int y) {}
```

```
#endif /* CONFIG LCD LOGO */
/*_____*/
@@-624,47+762,8 @@ static inline void bitmap plot(int x, int y) {}
#ifdef CONFIG SPLASH SCREEN ALIGN
#define BMP ALIGN CENTER
                               0x7FFF
-static void splash align axis(int *axis, unsigned long panel size,
                          unsigned long picture size)
-{
     unsigned long panel picture delta = panel size - picture size;
     unsigned long axis alignment;
     if (*axis == BMP ALIGN CENTER)
          axis alignment = panel picture delta / 2;
     else if (*axis < 0)
          axis alignment = panel picture delta + *axis + 1;
     else
          return;
     *axis = max(0, axis alignment);
-}
#endif
-#if defined(CONFIG MPC823) || defined(CONFIG MCC200)
-#define FB PUT BYTE(fb, from) *(fb)++ = (255 - *(from)++)
-#else
-#define FB PUT BYTE(fb, from) *(fb)++=*(from)++
-#endif
-#if defined(CONFIG BMP 16BPP)
-#if defined(CONFIG ATMEL LCD BGR555)
-static inline void fb put word(uchar **fb, uchar **from)
```

```
-{
     *(*fb)++ = (((*from)[0] \& 0x1f) << 2) | ((*from)[1] \& 0x03);
     *(*fb)++ = ((*from)[0] \& 0xe0) | (((*from)[1] \& 0x7c) >> 2);
     *from += 2;
-}
-#else
-static inline void fb put word(uchar **fb, uchar **from)
-{
     *(*fb)++ = *(*from)++;
     *(*fb)++ = *(*from)++;
-}
-#endif
-#endif /* CONFIG BMP 16BPP */
int lcd display bitmap(ulong bmp image, int x, int y)
{
#if !defined(CONFIG MCC200)
@@ -679,48 +778,58 @@ int lcd display bitmap(ulong bmp image, int x, int y)
     unsigned long width, height, byte width;
     unsigned long pwidth = panel info.vl col;
     unsigned colors, bpix, bmp bpix;
+#if defined(CONFIG CPU PXA)
     struct pxafb info *fbi = &panel info.pxa;
+#elif defined(CONFIG MPC823)
     volatile immap t*immr = (immap t*) CONFIG SYS IMMR;
+
     volatile cpm8xx t*cp = &(immr->im cpm);
+
+#endif
     if (!bmp || !((bmp->header.signature[0] == 'B') &&
           (bmp->header.signature[1] == 'M'))) {
           printf("Error: no valid bmp image at %lx\n", bmp image);
     if (!((bmp->header.signature[0]=='B') &&
+
           (bmp->header.signature[1]=='M'))) {
+
```

```
printf ("Error: no valid bmp image at %lx\n", bmp image);
+
           return 1;
     }
     width = le32 to cpu(bmp->header.width);
     height = le32 to cpu(bmp->header.height);
     width = le32 to cpu (bmp->header.width);
+
     height = le32 to cpu (bmp->header.height);
+
     bmp bpix = le16 to cpu(bmp->header.bit count);
     colors = 1 << bmp bpix;
     bpix = NBITS(panel info.vl bpix);
     if ((bpix != 1) && (bpix != 8) && (bpix != 16) && (bpix != 32)) {
     if ((bpix != 1) && (bpix != 8) && (bpix != 16)) {
+
           printf ("Error: %d bit/pixel mode, but BMP has %d bit/pixel\n",
                bpix, bmp bpix);
           return 1;
     }
     /* We support displaying 8bpp BMPs on 16bpp LCDs */
     if (bpix != bmp bpix && (bmp bpix != 8 || bpix != 16 || bpix != 32)) {
     if (bpix != bmp bpix && (bmp bpix != 8 || bpix != 16)) {
+
           printf ("Error: %d bit/pixel mode, but BMP has %d bit/pixel\n",
                bpix,
                le16 to cpu(bmp->header.bit count));
           return 1;
     }
     debug("Display-bmp: %d x %d with %d colors\n",
+
     debug ("Display-bmp: %d x %d with %d colors\n",
           (int)width, (int)height, (int)colors);
```

```
#if !defined(CONFIG MCC200)
     /* MCC200 LCD doesn't need CMAP, supports 1bpp b&w only */
     if (bmp bpix == 8) {
           cmap = configuration get cmap();
+#if defined(CONFIG CPU PXA)
           cmap = (ushort *)fbi->palette;
+#elif defined(CONFIG MPC823)
           cmap = (ushort *)&(cp->lcd cmap[255*sizeof(ushort)]);
+#elif !defined(CONFIG ATMEL LCD)
           cmap = cmap;//panel info.cmap;
+#endif
+
           cmap base = cmap;
           /* Set color map */
           for (i = 0; i < colors; ++i) {
+
           for (i=0; i < colors; ++i) {
                bmp color table entry t cte = bmp->color table[i];
#if !defined(CONFIG ATMEL LCD)
                ushort colreg =
@@ -755,7 + 864,8 @@ int lcd display bitmap(ulong bmp image, int x, int y)
      * specific.
      */
#if defined(CONFIG MCC200)
     if (bpix == 1) {
     if (bpix = = 1)
+
+
     {
           width = ((width + 7) \& \sim 7) >> 3;
              = ((x + 7) \& \sim 7) >> 3;
           pwidth= ((pwidth + 7) & \sim7) >> 3;
@@ -765,16 +875,23 @@ int lcd display bitmap(ulong bmp image, int x, int y)
     padded line = (width&0x3)? ((width&\sim0x3)+4): (width);
```

```
#ifdef CONFIG SPLASH SCREEN ALIGN
     splash align axis(&x, pwidth, width);
     splash align axis(&y, panel info.vl row, height);
     if (x == BMP ALIGN CENTER)
+
           x = max(0, (pwidth - width) / 2);
+
     else if (x < 0)
+
           x = max(0, pwidth - width + x + 1);
+
+
     if (y == BMP ALIGN CENTER)
+
           y = max(0, (panel info.vl row - height) / 2);
+
+
     else if (y < 0)
+
           y = max(0, panel info.vl row - height + y + 1);
#endif /* CONFIG SPLASH SCREEN ALIGN */
     if ((x + width) > pwidth)
     if ((x + width) > pwidth)
+
           width = pwidth - x;
     if ((y + height) > panel info.vl row)
     if ((y + height)>panel info.vl row)
+
           height = panel info.vl row - y;
     bmap = (uchar *)bmp + le32 to cpu(bmp->header.data offset);
     bmap = (uchar *)bmp + le32 to cpu (bmp->header.data offset);
+
     fb = (uchar *) (lcd base +
           (y + height - 1) * lcd line length + x * bpix / 8);
@@ -790.7 + 907.11 @@ int lcd display bitmap(ulong bmp image, int x, int y)
                WATCHDOG RESET();
                for (j = 0; j < width; j++) {
                      if (bpix != 16) {
                            FB PUT BYTE(fb, bmap);
+#if defined(CONFIG CPU PXA) || defined(CONFIG ATMEL LCD)
+
                            *(fb++) = *(bmap++);
+#elif defined(CONFIG MPC823) || defined(CONFIG MCC200)
```

```
+
                            *(fb++) = 255 - *(bmap++);
+#endif
                      } else {
                            *(uint16 t *)fb = cmap base[*(bmap++)];
                            fb += sizeof(uint16 t) / sizeof(*fb);
@@ -805,37 + 926,33 @@ int lcd display bitmap(ulong bmp image, int x, int y)
     case 16:
           for (i = 0; i < height; ++i) {
                WATCHDOG RESET();
                for (j = 0; j < width; j++)
                      fb put word(&fb, &bmap);
                bmap += (padded line - width) * 2;
                fb -= (width * 2 + lcd line length);
           }
           break;
-#endif /* CONFIG BMP 16BPP */
-#if defined(CONFIG BMP 32BPP)
     case 32:
           for (i = 0; i < height; ++i) {
                for (j = 0; j < width; j++) {
+#if defined(CONFIG ATMEL LCD BGR555)
                      *(fb++) = ((bmap[0] \& 0x1f) << 2) |
+
                            (bmap[1] \& 0x03);
+
                      *(fb++) = (bmap[0] \& 0xe0) |
+
                            ((bmap[1] \& 0x7c) >> 2);
+
+
                      bmap += 2;
+#else
                      *(fb++) = *(bmap++);
                      *(fb++) = *(bmap++);
                      *(fb++) = *(bmap++);
                      *(fb++) = *(bmap++);
+#endif
```

```
}
                fb -= (lcd line length + width * (bpix / 8));
                bmap += (padded line - width) * 2;
+
                fb -= (width * 2 + lcd line length);
+
           }
           break;
-#endif /* CONFIG BMP 32BPP */
+#endif /* CONFIG BMP 16BPP */
+
     default:
           break;
     };
     return 0;
     return (0);
+
}
#endif
-static void *lcd logo(void)
+static void *lcd logo (void)
{
#ifdef CONFIG SPLASH SCREEN
     char *s;
@@ -848,15 +965,13 @@ static void *lcd logo(void)
           addr = simple strtoul (s, NULL, 16);
#ifdef CONFIG SPLASH SCREEN ALIGN
           s = getenv("splashpos");
           if (s != NULL) {
           if ((s = getenv ("splashpos")) != NULL) {
+
                if (s[0] == 'm')
                      x = BMP ALIGN CENTER;
                 else
                      x = simple strtol(s, NULL, 0);
```

```
+
                      x = simple strtol (s, NULL, 0);
                s = strchr(s + 1, ', ');
                if (s != NULL) {
                if ((s = strchr (s + 1, ', ')) != NULL) {
+
                      if (s[1] == 'm')
                           y = BMP ALIGN CENTER;
                      else
@@ -865,12 +980,25 @@ static void *lcd logo(void)
#endif /* CONFIG SPLASH SCREEN ALIGN */
           if (bmp_display(addr, x, y) == 0)
                return (void *)lcd base;
+#ifdef CONFIG VIDEO BMP GZIP
           bmp image t*bmp = (bmp image t*)addr;
+
           unsigned long len;
+
+
           if (!((bmp->header.signature[0]=='B') &&
+
              (bmp->header.signature[1]=='M'))) {
+
                addr = (ulong)gunzip bmp(addr, &len);
+
+
           }
+#endif
+
           if (lcd display bitmap (addr, x, y) == 0) {
+
                return ((void *)lcd base);
+
           }
+
     }
#endif /* CONFIG SPLASH SCREEN */
     bitmap plot(0, 0);
+#ifdef CONFIG LCD LOGO
     bitmap plot (0, 0);
+
+#endif /* CONFIG LCD LOGO */
```

```
#ifdef CONFIG LCD INFO
    console col = LCD INFO X / VIDEO FONT WIDTH;
@@ -879,11 +1007,13 @@ static void *lcd logo(void)
#endif /* CONFIG LCD INFO */
#if defined(CONFIG LCD LOGO) &&!
defined(CONFIG LCD INFO BELOW LOGO)
    return (void *)((ulong)lcd base + BMP LOGO HEIGHT * lcd line length);
    return ((void *)((ulong)lcd base + BMP LOGO HEIGHT * lcd line length));
+
#else
    return (void *)lcd base;
    return ((void *)lcd base);
+
#endif /* CONFIG LCD LOGO && !CONFIG LCD INFO BELOW LOGO */
}
+#endif /* CONFIG LCD */
------ include/configs/smdk6410.h ------
index cae9f34..d1f7daa 100644
@@ -36,6 +36,13 @@
* High Level Configuration Options
* (easy to change)
*/
+/*
+ * LCD support
+ */
+#define CONFIG LCD
+#ifdef CONFIG LCD
+#define CONFIG LCD LOGO
+#endif
```

```
* MMC Support
  ------ include/lcd.h ------
index 42070d7..a2ba81d 100644
@@ -29,6 +29,8 @@
#ifndef LCD H
#define LCD H
+#include <s3cfb LCD.h>//zxd
+
extern char lcd is enabled;
extern int lcd line length;
@@ -262,6 +264,17 @@ typedef struct vidinfo {
} vidinfo t;
void init panel info(vidinfo t *vid);
+//zxd -->
+#elif CONFIG S3C6410
+typedef struct vidinfo {
     ushort
               vl col;
                               /* 行点数 */
+
               vl row;
     ushort
+
                               /* 行数 */
     ushort
               vl width; /* 显示宽度 */
+
     ushort
               vl height; /* 显示高度 */
+
+
     u char
               vl bpix;
+
+} vidinfo t;
+//zxd <--
```

#else

```
@@ -318,7 +331,8 @@ void lcd show board info(void);
#define LCD COLOR4
                        2
#define LCD COLOR8
                        3
#define LCD COLOR16
                        4
+//zxd
+#define LCD BPP LCD COLOR16
#if defined(CONFIG LCD INFO BELOW LOGO)
# define LCD INFO X
 ----- include/s3cfb-RegLCD.h ------
new file mode 100644
index 0000000..5be9593
@@ -0,0 +1,527 @@
+/* linux/arch/arm/plat-s3c/include/plat/regs-lcd.h
+ *
+ * Copyright (c) 2003 Simtec Electronics < linux@simtec.co.uk>
+ *
          S3C VIDCON0 http://www.simtec.co.uk/products/SWLINUX/
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+*/
+
+ \# ifndef \_\_ASM\_ARCH\_REGS\_LCD\_H
+#define ASM ARCH REGS LCD H
+#include <common.h>
+#include <asm/arch/s3c6410.h>
+
+/* LCD Registers for S3C2443/2450/S3C6400/6410 */
```

```
+
+#define S3C LCDREG(x)
                             REG((x) + ELFIN LCD BASE)
+/* LCD control registers */
+#define S3C VIDCON0
                             S3C LCDREG(0x00)
                                                 /* Video control 0
register */
                             S3C LCDREG(0x04)
+#define S3C VIDCON1
                                                 /* Video control 1
register */
+
+#if defined(CONFIG CPU S3C2443)||defined(CONFIG CPU S3C2450) ||
defined(CONFIG CPU S3C2416)
+#define S3C_VIDTCON0
                             S3C LCDREG(0x08)
                                                 /* LCD CONTROL 1 */
+#define S3C VIDTCON1
                             S3C LCDREG(0x0C)
                                                 /* LCD CONTROL 1 */
+#define S3C VIDTCON2
                             S3C LCDREG(0x10)
                                                 /* LCD CONTROL 1 */
+#define S3C WINCON0
                             S3C LCDREG(0x14)
                                                 /* LCD CONTROL 1 */
+#define S3C WINCON1
                             S3C LCDREG(0x18)
                                                 /* LCD CONTROL 1 */
+#define S3C VIDOSD0A
                             S3C LCDREG(0x28)
                                                 /* LCD CONTROL 1 */
+#define S3C VIDOSD0B
                             S3C LCDREG(0x2C)
                                                 /* LCD CONTROL 1 */
+#define S3C VIDOSD0C
                             S3C LCDREG(0x30)
                                                 /* LCD CONTROL 1 */
+#define S3C VIDOSD1A
                             S3C LCDREG(0x34)
                                                 /* LCD CONTROL 1 */
+#define S3C VIDOSD1B
                             S3C LCDREG(0x38)
                                                 /* LCD CONTROL 1 */
+#define S3C VIDOSD1C
                             S3C LCDREG(0x3C)
                                                 /* LCD CONTROL 1 */
+#define S3C VIDW00ADD0B0
                             S3C LCDREG(0x64)
                                                 /* LCD CONTROL 1 */
                             S3C LCDREG(0x68)
+#define S3C VIDW00ADD0B1
                                                 /* LCD CONTROL 1 */
+#define S3C VIDW01ADD0
                                  S3C LCDREG(0x6C)
                                                      /* LCD
CONTROL 1 */
+#define S3C VIDW00ADD1B0
                             S3C LCDREG(0x7C)
                                                 /* LCD CONTROL 1 */
                             S3C LCDREG(0x80)
                                                 /* LCD CONTROL 1 */
+#define S3C VIDW00ADD1B1
+#define S3C VIDW01ADD1
                                  S3C LCDREG(0x84)
                                                      /* LCD
CONTROL 1 */
                             S3C LCDREG(0x94)
+#define S3C VIDW00ADD2B0
                                                 /* LCD CONTROL 1 */
                             S3C LCDREG(0x98)
+#define S3C VIDW00ADD2B1
                                                 /* LCD CONTROL 1 */
+#define S3C VIDW01ADD2
                                  S3C LCDREG(0x9C)
                                                      /* LCD
CONTROL 1 */
                             S3C LCDREG(0xAC)
+#define S3C VIDINTCON
                                                 /* LCD CONTROL 1 */
                             S3C LCDREG(0xB0)
+#define S3C W1KEYCON0
                                                 /* LCD CONTROL 1 */
```

```
+#define S3C W1KEYCON1
                              S3C LCDREG(0xB4)
                                                  /* LCD CONTROL 1 */
+#define S3C WIN0MAP
                              S3C LCDREG(0xD0)
                                                  /* LCD CONTROL 1 */
+#define S3C_WIN1MAP
                              S3C LCDREG(0xD4)
                                                  /* LCD CONTROL 1 */
+#define S3C WPALCON
                              S3C LCDREG(0xE4)
                                                  /* LCD CONTROL 1 */
+#define S3C SYSIFCON0
                              S3C LCDREG(0x130) /* LCD CONTROL 1 */
+#define S3C SYSIFCON1
                              S3C LCDREG(0x134) /* LCD CONTROL 1 */
+#define S3C DITHMODE
                              S3C LCDREG(0x138) /* LCD CONTROL 1 */
+#define S3C SIFCCON0
                              S3C LCDREG(0x13C) /* LCD CONTROL 1 */
+#define S3C SIFCCON1
                              S3C LCDREG(0x140) /* LCD CONTROL 1 */
+#define S3C SIFCCON2
                              S3C LCDREG(0x144) /* LCD CONTROL 1 */
+#define S3C CPUTRIGCON2
                                   S3C LCDREG(0x160) /* LCD
CONTROL 1 */
+
+#else //if defined(CONFIG CPU S3C6400) || defined(CONFIG CPU S3C6410)
|| defined(CONFIG CPU S5P6440) || defined(CONFIG CPU S5PC100)
+#define S3C VIDCON2
                              S3C LCDREG(0x08)
                                                  /* Video control 2
register */
                              S3C LCDREG(0x10)
+#define S3C VIDTCON0
                                                  /* Video time control 0
register */
                              S3C LCDREG(0x14)
+#define S3C VIDTCON1
                                                  /* Video time control 1
register */
                              S3C LCDREG(0x18)
+#define S3C VIDTCON2
                                                  /* Video time control 2
register */
+#define S3C VIDTCON3
                              S3C LCDREG(0x1C)
                                                  /* Video time control 3
register */
+
+#define S3C WINCON0
                              S3C LCDREG(0x20)
                                                  /* Window control 0
register */
                              S3C LCDREG(0x24)
+#define S3C WINCON1
                                                  /* Window control 1
register */
                              S3C LCDREG(0x28)
+#define S3C WINCON2
                                                  /* Window control 2
register */
                              S3C LCDREG(0x2C)
+#define S3C WINCON3
                                                  /* Window control 3
register */
                              S3C LCDREG(0x30)
+#define S3C WINCON4
                                                  /* Window control 4
register*/
```

+		
+#define S3C_VIDOSD0A position control register */	S3C_LCDREG(0x40)	/* Video Window 0
+#define S3C_VIDOSD0B position control register1 */	S3C_LCDREG(0x44)	/* Video Window 0
+#define S3C_VIDOSD0C position control register */	S3C_LCDREG(0x48)	/* Video Window 0
+		
+#define S3C_VIDOSD1A position control register */	S3C_LCDREG(0x50)	/* Video Window 1
+#define S3C_VIDOSD1B position control register */	S3C_LCDREG(0x54)	/* Video Window 1
+#define S3C_VIDOSD1C position control register */	S3C_LCDREG(0x58)	/* Video Window 1
+#define S3C_VIDOSD1D position control register */	S3C_LCDREG(0x5C)	/* Video Window 1
+		
+#define S3C_VIDOSD2A position control register */	S3C_LCDREG(0x60)	/* Video Window 2
+#define S3C_VIDOSD2B position control register */	S3C_LCDREG(0x64)	/* Video Window 2
+#define S3C_VIDOSD2C position control register */	S3C_LCDREG(0x68)	/* Video Window 2
+#define S3C_VIDOSD2D position control register */	S3C_LCDREG(0x6C)	/* Video Window 2
+		
+#define S3C_VIDOSD3A position control register */	S3C_LCDREG(0x70)	/* Video Window 3
+#define S3C_VIDOSD3B position control register */	S3C_LCDREG(0x74)	/* Video Window 3
+#define S3C_VIDOSD3C position control register */	S3C_LCDREG(0x78)	/* Video Window 3
+		
+#define S3C_VIDOSD4A position control register */	S3C_LCDREG(0x80)	/* Video Window 4
+#define S3C_VIDOSD4B	S3C_LCDRFG(0x84)	/* Video Window 4

+#define S3C\_VIDOSD4A
position control register \*/
+#define S3C\_VIDOSD4B
position control register \*/
+#define S3C\_VIDOSD4B
position control register \*/
+#define S3C\_VIDOSD4C
position control register \*/

S3C\_LCDREG(0x80) /\* Video Window 4

S3C\_LCDREG(0x84) /\* Video Window 4

S3C\_LCDREG(0x88) /\* Video Window 4

```
+#define S3C VIDW00ADD2B0
                               S3C LCDREG(0x94)
                                                   /* LCD CONTROL 1 */
+#define S3C VIDW00ADD2B1
                               S3C LCDREG(0x98)
                                                   /* LCD CONTROL 1 */
+#define S3C VIDW00ADD0B0
                               S3C LCDREG(0x0A0) /* Window 0 buffer
start address register, buffer 0 */
+#define S3C VIDW00ADD0B1
                               S3C LCDREG(0x0A4) /* Window 0 buffer
start address register, buffer 1 */
+#define S3C VIDW01ADD0B0
                               S3C LCDREG(0x0A8) /* Window 1 buffer
start address register, buffer 0 */
+#define S3C VIDW01ADD0B1
                               S3C LCDREG(0x0AC) /* Window 1 buffer
start address register, buffer 1 */
+#define S3C VIDW02ADD0
                                    S3C LCDREG(0x0B0) /* Window 2
buffer start address register */
+#define S3C VIDW03ADD0
                                    S3C LCDREG(0x0B8) /* Window 3
buffer start address register */
+#define S3C VIDW04ADD0
                                    S3C LCDREG(0x0C0) /* Window 4
buffer start address register */
+#define S3C VIDW00ADD1B0
                               S3C LCDREG(0x0D0) /* Window 0 buffer end
address register, buffer 0 */
+#define S3C VIDW00ADD1B1
                               S3C LCDREG(0x0D4) /* Window 0 buffer end
address register, buffer 1 */
+#define S3C VIDW01ADD1B0
                               S3C LCDREG(0x0D8) /* Window 1 buffer end
address register, buffer 0 */
+#define S3C VIDW01ADD1B1
                               S3C LCDREG(0x0DC) /* Window 1 buffer end
address register, buffer 1 */
+#define S3C VIDW02ADD1
                                    S3C LCDREG(0x0E0) /* Window 2
buffer end address register */
+#define S3C VIDW03ADD1
                                    S3C LCDREG(0x0E8) /* Window 3
buffer end address register */
+#define S3C_VIDW04ADD1
                                    S3C LCDREG(0x0F0) /* Window 4
buffer end address register */
+#define S3C VIDW00ADD2
                                    S3C LCDREG(0x100) /* Window 0
buffer size register */
+#define S3C VIDW01ADD2
                                    S3C LCDREG(0x104) /* Window 1
buffer size register */
+#define S3C VIDW02ADD2
                                    S3C LCDREG(0x108) /* Window 2
```

+

buffer size register \*/

+#define S3C VIDW03ADD2	S3C LCDREG(0x10C) /* Window 3		
buffer size register */	SSC_LCDREG(0x10C) /* Willdow S		
+#define S3C_VIDW04ADD2 buffer size register */	S3C_LCDREG(0x110) /* Window 4		
+			
+#define S3C_VIDINTCON0 interrupt control register */	S3C_LCDREG(0x130) /* Indicate the Video		
+#define S3C_VIDINTCON1 Pending register */	S3C_LCDREG(0x134) /* Video Interrupt		
+#define S3C_W1KEYCON0 register */	S3C_LCDREG(0x140) /* Color key control		
+#define S3C_W1KEYCON1 (transparent value) register */	S3C_LCDREG(0x144) /* Color key value		
+#define S3C_W2KEYCON0 register */	S3C_LCDREG(0x148) /* Color key control		
+#define S3C_W2KEYCON1 (transparent value) register */	S3C_LCDREG(0x14C) /* Color key value		
+			
+#define S3C_W3KEYCON0 register */	S3C_LCDREG(0x150) /* Color key control		
+#define S3C_W3KEYCON1 (transparent value) register */	S3C_LCDREG(0x154) /* Color key value		
+#define S3C_W4KEYCON0 register */	S3C_LCDREG(0x158) /* Color key control		
+#define S3C_W4KEYCON1 (transparent value) register */	S3C_LCDREG(0x15C) /* Color key value		
+#define S3C_DITHMODE register. */	S3C_LCDREG(0x170) /* Dithering mode		
+			
+#define S3C_WIN0MAP control */	S3C_LCDREG(0x180) /* Window color		
+#define S3C_WIN1MAP control */	S3C_LCDREG(0x184) /* Window color		
+#define S3C_WIN2MAP control */	S3C_LCDREG(0x188) /* Window color		
+#define S3C_WIN3MAP control */	S3C_LCDREG(0x18C) /* Window color		
+#define S3C_WIN4MAP control */	S3C_LCDREG(0x190) /* Window color		

+#define S3C_WPALCON control register */	S3C_LCDREG(0x1A0) /* Window Palette
+	
+#define S3C_TRIGCON Control Regiter */	S3C_LCDREG(0x1A4) /* I80 / RGB Trigger
+#define S3C_I80IFCONA0 0 for Main LDI */	S3C_LCDREG(0x1B0) /* I80 Interface control
+#define S3C_I80IFCONA1 0 for Sub LDI */	S3C_LCDREG(0x1B4) /* I80 Interface control
+#define S3C_I80IFCONB0 1 for Main LDI */	S3C_LCDREG(0x1B8) /* I80 Inteface control
+#define S3C_I80IFCONB1 1 for Sub LDI */	S3C_LCDREG(0x1BC) /* I80 Inteface control
+#define S3C_LDI_CMDCON0 LDI Command Control 0 */	S3C_LCDREG(0x1D0) /* I80 Interface
+#define S3C_LDI_CMDCON1 LDI Command Control 1 */	S3C_LCDREG(0x1D4) /* I80 Interface
+#define S3C_SIFCCON0 Interface Command Control 0	S3C_LCDREG(0x1E0) /* LCD i80 System */
+#define S3C_SIFCCON1 Interface Command Control 1	S3C_LCDREG(0x1E4) /* LCD i80 System */
+#define S3C_SIFCCON2 Interface Command Control 2	S3C_LCDREG(0x1E8) /* LCD i80 System */
+	
+#define S3C_LDI_CMD0 Command 0 */	S3C_LCDREG(0x280) /* I80 Inteface LDI
+#define S3C_LDI_CMD1 Command 1 */	S3C_LCDREG(0x284) /* I80 Inteface LDI
+#define S3C_LDI_CMD2 Command 2 */	S3C_LCDREG(0x288) /* I80 Inteface LDI
+#define S3C_LDI_CMD3 Command 3 */	S3C_LCDREG(0x28C) /* I80 Inteface LDI
+#define S3C_LDI_CMD4 Command 4 */	S3C_LCDREG(0x290) /* I80 Inteface LDI
+#define S3C_LDI_CMD5 Command 5 */	S3C_LCDREG(0x294) /* I80 Inteface LDI
+#define S3C_LDI_CMD6 Command 6 */	S3C_LCDREG(0x298) /* I80 Inteface LDI
+#define S3C_LDI_CMD7	S3C_LCDREG(0x29C) /* I80 Inteface LDI

Command 7 */		
•	C2C I CDDEC(0240)	/* 100 I+ - f 1 DI
+#define S3C_LDI_CMD8 Command 8 */	S3C_LCDREG(0x2A0)	/* 180 Interace LDI
+#define S3C_LDI_CMD9 Command 9 */	S3C_LCDREG(0x2A4)	/* I80 Inteface LDI
+#define S3C_LDI_CMD10 Command 10 */	S3C_LCDREG(0x2A8)	/* I80 Inteface LDI
+#define S3C_LDI_CMD11 Command 11 */	S3C_LCDREG(0x2AC)	/* I80 Inteface LDI
+		
+#define S3C_W2PDATA01 Data of the Index 0,1 */	S3C_LCDREG(0x300)	/* Window 2 Palette
+#define S3C_W2PDATA23 Data of the Index 2,3 */	S3C_LCDREG(0x304)	/* Window 2 Palette
+#define S3C_W2PDATA45 Data of the Index 4,5 */	S3C_LCDREG(0x308)	/* Window 2 Palette
+#define S3C_W2PDATA67 Data of the Index 6,7 */	S3C_LCDREG(0x30C)	/* Window 2 Palette
+#define S3C_W2PDATA89 Data of the Index 8,9 */	S3C_LCDREG(0x310)	/* Window 2 Palette
+#define S3C_W2PDATAAB Data of the Index A, B */	S3C_LCDREG(0x314)	/* Window 2 Palette
+#define S3C_W2PDATACD Data of the Index C, D */	S3C_LCDREG(0x318)	/* Window 2 Palette
+#define S3C_W2PDATAEF Data of the Index E, F */	S3C_LCDREG(0x31C)	/* Window 2 Palette
+#define S3C_W3PDATA01 Data of the Index 0,1 */	S3C_LCDREG(0x320)	/* Window 3 Palette
+#define S3C_W3PDATA23 Data of the Index 2,3 */	S3C_LCDREG(0x324)	/* Window 3 Palette
+#define S3C_W3PDATA45 Data of the Index 4,5 */	S3C_LCDREG(0x328)	/* Window 3 Palette
+#define S3C_W3PDATA67 Data of the Index 6,7 */	S3C_LCDREG(0x32C)	/* Window 3 Palette
+#define S3C_W3PDATA89 Data of the Index 8,9 */	S3C_LCDREG(0x330)	/* Window 3 Palette
+#define S3C_W3PDATAAB Data of the Index A, B */	S3C_LCDREG(0x334)	/* Window 3 Palette
+#define S3C_W3PDATACD	S3C_LCDREG(0x338)	/* Window 3 Palette

```
Data of the Index C, D */
+#define S3C W3PDATAEF
                              S3C LCDREG(0x33C) /* Window 3 Palette
Data of the Index E, F */
+#define S3C W4PDATA01
                              S3C LCDREG(0x340) /* Window 3 Palette
Data of the Index 0,1 */
+#define S3C W4PDATA23
                              S3C LCDREG(0x344) /* Window 3 Palette
Data of the Index 2.3 */
+
+
+#endif
+
+#define S3C_TFTPAL2(x)
                              S3C LCDREG((0x300 + (x)*4))
+#define S3C TFTPAL3(x)
                              S3C LCDREG((0x320 + (x)*4))
+#define S3C TFTPAL4(x)
                              S3C LCDREG((0x340 + (x)*4))
+#define S3C TFTPAL0(x)
                              S3C LCDREG((0x400 + (x)*4))
                              S3C LCDREG((0x800 + (x)*4))
+#define S3C TFTPAL1(x)
+
+/* Video Main Control 0 register - VIDCON0 */
+#define S3C VIDCON0 INTERLACE F PROGRESSIVE
                                                       (0 < < 29)
+#define S3C VIDCON0 INTERLACE F INTERLACE
                                                       (1 << 29)
+#define S3C VIDCON0 INTERLACE F MASK
                                                       (1 << 29)
                                                  (((x)\&0x7)<<26)
+#define S3C VIDCON0 VIDOUT(x)
+#define S3C VIDCON0 VIDOUT RGB IF
                                                  (0 << 26)
+#define S3C VIDCON0 VIDOUT TV
                                                  (1 << 26)
+#define S3C VIDCON0 VIDOUT I80IF0
                                                  (2 < < 26)
+#define S3C VIDCON0 VIDOUT I80IF1
                                                  (3 < < 26)
+#define S3C VIDCON0 VIDOUT TVNRGBIF
                                                       (4 < < 26)
+#define S3C VIDCON0 VIDOUT TVNI80IF0
                                                       (6 < < 26)
+#define S3C VIDCON0 VIDOUT TVNI80IF1
                                                       (7 < < 26)
+#define S3C VIDCON0 VIDOUT MASK
                                                       (7 < < 26)
+#define S3C VIDCON0 L1 DATA16(x)
                                                  (((x)\&0x7)<<23)
+#define S3C VIDCON0 L1 DATA16 SUB 16 MODE
                                                       (0 << 23)
+#define S3C VIDCON0 L1 DATA16 SUB 16PLUS2 MODE
                                                             (1 << 23)
+#define S3C VIDCON0 L1 DATA16 SUB 9PLUS9 MODE
                                                             (2 << 23)
```

```
+#define S3C VIDCON0 L1 DATA16 SUB 16PLUS8 MODE
                                                            (3 < < 23)
+#define S3C VIDCON0 L1 DATA16 SUB 18 MODE
                                                       (4 < < 23)
+#define S3C VIDCON0 L0 DATA16(x)
                                                  (((x)\&0x7)<<20)
+#define S3C VIDCON0 L0 DATA16 MAIN 16 MODE
                                                       (0 << 20)
+#define S3C VIDCON0 L0 DATA16 MAIN 16PLUS2 MODE
                                                            (1 << 20)
+#define S3C VIDCON0 L0 DATA16 MAIN 9PLUS9 MODE
                                                            (2 << 20)
+#define S3C VIDCONO LO DATA16 MAIN 16PLUS8 MODE
                                                            (3 < < 20)
+#define S3C VIDCON0 L0 DATA16 MAIN 18 MODE
                                                       (4 < < 20)
+#define S3C VIDCON0 PNRMODE(x)
                                                  (((x)\&0x3)<<17)
+#define S3C VIDCONO PNRMODE RGB P
                                                  (0 << 17)
+#define S3C VIDCON0 PNRMODE BGR P
                                                  (1 << 17)
+#define S3C VIDCONO PNRMODE RGB S
                                                  (2 << 17)
+#define S3C VIDCON0 PNRMODE_BGR_S
                                                  (3 << 17)
+#define S3C VIDCON0 PNRMODE MASK
                                                  (3 << 17)
+#define S3C VIDCON0 CLKVALUP ALWAYS
                                                       (0 << 16)
+#define S3C VIDCON0 CLKVALUP ST FRM
                                                       (1 << 16)
+#define S3C VIDCON0 CLKVAL F(x)
                                                  (((x)\&0xFF)<<6)
+#define S3C VIDCON0 VCLKEN ENABLE
                                                  (1 < < 5)
+#define S3C VIDCON0 CLKDIR DIVIDED
                                                  (1 << 4)
+#define S3C VIDCON0 CLKDIR DIRECTED
                                                       (0 < < 4)
+#define S3C VIDCON0 CLKSEL(x)
                                             (((x)\&0x3)<<2)
+#define S3C VIDCON0 CLKSEL F HCLK
                                                  (0 << 2)
+#define S3C VIDCON0 ENVID ENABLE
                                                  (1 << 1)
                                                            /* 0:Disable
1:Enable LCD video output and logic immediatly */
+#define S3C VIDCON0 ENVID DISABLE
                                                  (0 << 1)
                                                            /* 0:Disable
1:Enable LCD video output and logic immediatly */
+#define S3C VIDCON0 ENVID F ENABLE
                                                       (1 << 0)
0:Dis 1:Ena wait until Current frame end. */
+#define S3C VIDCON0 ENVID F DISABLE
                                                  (0 << 0)
                                                            /* 0:Dis
1:Ena wait until Current frame end. */
+
+/* Video Main Control 1 register - VIDCON1 */
+#define S3C VIDCON1 IVCLK FALL EDGE
                                                  (0 < < 7)
+#define S3C VIDCON1 IVCLK RISE EDGE
                                                  (1 << 7)
+#define S3C VIDCON1 IHSYNC NORMAL
                                                  (0 < < 6)
```

```
+#define S3C VIDCON1 IHSYNC INVERT
                                                 (1 < < 6)
+#define S3C VIDCON1 IVSYNC NORMAL
                                                 (0 < < 5)
+#define S3C VIDCON1 IVSYNC INVERT
                                                 (1 < < 5)
+#define S3C VIDCON1 IVDEN NORMAL
                                                 (0 << 4)
+#define S3C VIDCON1 IVDEN INVERT
                                                 (1 << 4)
+
+/* Video Main Control 2 register - VIDCON2 */
+#define S3C VIDCON2 EN601 DISABLE
                                                 (0 << 23)
+#define S3C VIDCON2 EN601 ENABLE
                                                 (1 << 23)
+#define S3C VIDCON2 EN601 MASK
                                                 (1 << 23)
+#define S3C VIDCON2 TVFORMATSEL0 HARDWARE
                                                      (0 << 14)
+#define S3C VIDCON2 TVFORMATSEL0 SOFTWARE
                                                      (1 << 14)
+#define S3C VIDCON2 TVFORMATSEL0 MASK
                                                      (1 << 14)
+#define S3C VIDCON2 TVFORMATSEL1 RGB
                                                      (0 << 12)
+#define S3C VIDCON2 TVFORMATSEL1 YUV422
                                                           (1 << 12)
+#define S3C VIDCON2 TVFORMATSEL1 YUV444
                                                           (2 << 12)
+#define S3C VIDCON2 TVFORMATSEL1 MASK
                                                      (0x3 << 12)
+#define S3C VIDCON2 ORGYUV YCBCR
                                                 (0 << 8)
+#define S3C VIDCON2 ORGYUV CBCRY
                                                 (1 << 8)
+#define S3C VIDCON2 ORGYUV MASK
                                                      (1 < < 8)
+#define S3C VIDCON2 YUVORD CBCR
                                                      (0 < < 7)
                                                      (1 < < 7)
+#define S3C VIDCON2 YUVORD CRCB
+#define S3C VIDCON2 YUVORD MASK
                                                      (1 < < 7)
+
+/* VIDEO Time Control 0 register - VIDTCON0 */
+#define S3C VIDTCON0 VBPDE(x)
                                                 (((x)\&0xFF)<<24)
+#define S3C VIDTCON0 VBPD(x)
                                                 (((x)\&0xFF)<<16)
+#define S3C VIDTCON0 VFPD(x)
                                                 (((x)\&0xFF)<<8)
+#define S3C VIDTCON0 VSPW(x)
                                                 (((x)\&0xFF)<<0)
+/* VIDEO Time Control 1 register - VIDTCON1 */
+#define S3C VIDTCON1 VFPDE(x)
                                                 (((x)\&0xFF)<<24)
+#define S3C VIDTCON1 HBPD(x)
                                                 (((x)\&0xFF)<<16)
                                                 (((x)\&0xFF)<<8)
+#define S3C VIDTCON1 HFPD(x)
```

```
+#define S3C VIDTCON1 HSPW(x)
                                                 (((x)\&0xFF)<<0)
+/* VIDEO Time Control 2 register - VIDTCON2 */
+#define S3C VIDTCON2 LINEVAL(x)
                                            (((x)\&0x7FF)<<11) /* these
bits determine the vertical size of lcd panel */
+#define S3C VIDTCON2 HOZVAL(x)
                                            (((x)\&0x7FF)<<0) /* these
bits determine the horizontal size of lcd panel*/
+
+
+/* Window 0~4 Control register - WINCONx */
+#define S3C WINCONx WIDE NARROW(x)
                                                 (((x)\&0x3)<<26)
+#define S3C WINCONx ENLOCAL DMA
                                                      (0 << 22)
+#define S3C WINCONx ENLOCAL
                                                 (1 << 22)
+#define S3C WINCONx ENLOCAL MASK
                                                 (1 << 22)
+#define S3C WINCONx BUFSEL 0
                                                 (0 << 20)
+#define S3C WINCONx BUFSEL 1
                                                 (1 << 20)
+#define S3C WINCONx BUFSEL MASK
                                                      (1 << 20)
+#define S3C WINCONx BUFAUTOEN DISABLE
                                                      (0 << 19)
+#define S3C WINCONx BUFAUTOEN ENABLE
                                                      (1 << 19)
+#define S3C WINCONx BUFAUTOEN MASK
                                                      (1 << 19)
+#define S3C WINCONx BITSWP DISABLE
                                                 (0 << 18)
+#define S3C WINCONx BITSWP ENABLE
                                                 (1 << 18)
+#define S3C WINCONx BYTSWP DISABLE
                                                 (0 << 17)
+#define S3C WINCONx BYTSWP ENABLE
                                                 (1 << 17)
+#define S3C WINCONx HAWSWP DISABLE
                                                      (0 << 16)
+#define S3C WINCONx HAWSWP ENABLE
                                                 (1 << 16)
+#define S3C WINCONx WSWP DISABLE
                                                 (0 << 15)
+#define S3C WINCONx WSWP_ENABLE
                                                      (1 << 15)
+#define S3C WINCONx INRGB RGB
                                                 (0 << 13)
                                                 (1 << 13)
+#define S3C WINCONx INRGB YUV
+#define S3C WINCONx INRGB MASK
                                                      (1 << 13)
+#define S3C WINCONx BURSTLEN 16WORD
                                                      (0 < < 9)
+#define S3C WINCONx BURSTLEN 8WORD
                                                      (1 < < 9)
+#define S3C WINCONx BURSTLEN 4WORD
```

(2 < < 9)

```
+#define S3C WINCONx BLD PIX PLANE
                                                 (0 < < 6)
+#define S3C WINCONx BLD PIX PIXEL
                                                 (1 < < 6)
+#define S3C WINCONx BLD PIX MASK
                                                 (1 < < 6)
                                                 (0 << 2)
+#define S3C WINCONx BPPMODE F 1BPP
+#define S3C WINCONx BPPMODE F 2BPP
                                                 (1 << 2)
+#define S3C WINCONx BPPMODE F 4BPP
                                                 (2 << 2)
+#define S3C WINCONx BPPMODE F 8BPP PAL
                                                      (3 < < 2)
+#define S3C WINCONx BPPMODE F 8BPP NOPAL
                                                      (4 < < 2)
+#define S3C WINCONx BPPMODE F 16BPP 565
                                                      (5 < < 2)
+#define S3C WINCONx BPPMODE F 16BPP A555
                                                      (6 < < 2)
+#define S3C WINCONx BPPMODE F 18BPP 666
                                                      (8 < < 2)
+#define S3C WINCONx BPPMODE F 24BPP 888
                                                      (11 << 2)
+#define S3C WINCONx BPPMODE F 24BPP A887
                                                      (0xc << 2)
+#define S3C WINCONx BPPMODE F 25BPP A888
                                                      (0xd < < 2)
+#define S3C WINCONx BPPMODE F 28BPP A888
                                                      (0xd << 2)
+#define S3C WINCONx BPPMODE F MASK
                                                      (0xf < < 2)
+#define S3C WINCONx ALPHA SEL 0
                                                      (0 << 1)
+#define S3C WINCONx ALPHA SEL 1
                                                      (1 << 1)
+#define S3C WINCONx ALPHA SEL MASK
                                                 (1 << 1)
+#define S3C WINCONx ENWIN F DISABLE
                                                      (0 << 0)
                                                 (1 << 0)
+#define S3C WINCONx ENWIN F ENABLE
+
+/* Window 1-2 Control register - WINCON1 */
+#define S3C WINCON1 LOCALSEL TV
                                                      (0 << 23)
+#define S3C WINCON1 LOCALSEL CAMERA
                                                      (1 << 23)
+#define S3C WINCON1 LOCALSEL MASK
                                                 (1 << 23)
+#define S3C WINCON2 LOCALSEL TV
                                                      (0 << 23)
+#define S3C WINCON2 LOCALSEL_CAMERA
                                                      (1 << 23)
+#define S3C WINCON2 LOCALSEL MASK
                                                 (1 << 23)
+
+/* Window 0~4 Position Control A register - VIDOSDxA */
+#define S3C VIDOSDxA OSD LTX F(x)
                                                 (((x)\&0x7FF)<<11)
+#define S3C VIDOSDxA OSD LTY F(x)
                                                 (((x)\&0x7FF)<<0)
```

+

```
+/* Window 0~4 Position Control B register - VIDOSDxB */
+#define S3C VIDOSDxB OSD RBX F(x)
                                                     (((x)\&0x7FF)<<11)
+#define S3C VIDOSDxB OSD RBY F(x)
                                                     (((x)\&0x7FF)<<0)
+
+/* Window 0 Position Control C register - VIDOSD0C */
+#define S3C VIDOSD0C OSDSIZE(x)
                                               (((x)\&0xFFFFFF)<<0)
+
+/* Window 1~4 Position Control C register - VIDOSDxC */
+#define S3C VIDOSDxC ALPHA0 R(x)
                                                     (((x)\&0xF)<<20)
+#define S3C VIDOSDxC ALPHA0 G(x)
                                                     (((x)\&0xF)<<16)
+#define S3C VIDOSDxC ALPHA0 B(x)
                                               (((x)\&0xF)<<12)
+#define S3C VIDOSDxC ALPHA1 R(x)
                                                     (((x)\&0xF)<<8)
+#define S3C VIDOSDxC ALPHA1 G(x)
                                                     (((x)\&0xF)<<4)
+#define S3C VIDOSDxC ALPHA1 B(x)
                                               (((x)\&0xF)<<0)
+
+/* Window 1~2 Position Control D register - VIDOSDxD */
+#define S3C VIDOSDxD OSDSIZE(x)
                                               (((x)\&0xFFFFFF)<<0)
+
+/* Frame buffer Start Address register - VIDWxxADD0 */
+#define S3C VIDWxxADD0 VBANK F(x)
                                                     (((x)\&0xFF)<<23)/*
the end address of the LCD frame buffer. */
+#define S3C VIDWxxADD0 VBASEU F(x)
     (((x)\&0xFFFFFF)<<0) /* Virtual screen offset size (the number of byte). */
+
+/* Frame buffer End Address register - VIDWxxADD1 */
+#define S3C VIDWxxADD1 VBASEL F(x)
                                                     (((x)\&0xFFFFFF)<<0)
/* the end address of the LCD frame buffer. */
+/* Frame buffer Size register - VIDWxxADD2 */
+#define S3C VIDWxxADD2 OFFSIZE F(x)
                                                     (((x)\&0x1FFF)<<13)/*
Virtual screen offset size (the number of byte). */
+#define S3C VIDWxxADD2 PAGEWIDTH F(x)
     (((x)\&0x1FFF)<<0) /* Virtual screen page width (the number of byte). */
+
+/* VIDEO Interrupt Control 0 register - VIDINTCON0 */
```

```
+#define S3C VIDINTCON0 FIFOINTERVAL(x)
    (((x)\&0x3F)<<20)
+#define S3C VIDINTCON0 SYSMAINCON DISABLE
                                                     (0 << 19)
+#define S3C VIDINTCON0 SYSMAINCON_ENABLE
                                                     (1 << 19)
+#define S3C VIDINTCON0 SYSSUBCON DISABLE
                                                     (0 << 18)
+#define S3C VIDINTCON0 SYSSUBCON ENABLE
                                                          (1 << 18)
+#define S3C VIDINTCON0 SYSIFDONE DISABLE
                                                     (0 << 17)
+#define S3C VIDINTCON0 SYSIFDONE ENABLE
                                                     (1 << 17)
+#define S3C VIDINTCON0 FRAMESEL0 BACK
                                                     (0 << 15)
+#define S3C VIDINTCON0 FRAMESEL0 VSYNC
                                                     (1 << 15)
+#define S3C VIDINTCON0 FRAMESEL0 ACTIVE
                                                     (2 << 15)
+#define S3C VIDINTCON0 FRAMESEL0 FRONT
                                                     (3 < < 15)
+#define S3C VIDINTCON0 FRAMESEL0 MASK
                                                     (3 < < 15)
+#define S3C VIDINTCON0 FRAMESEL1 NONE
                                                     (0 << 13)
+#define S3C VIDINTCON0 FRAMESEL1 BACK
                                                     (1 << 13)
+#define S3C VIDINTCON0 FRAMESEL1 VSYNC
                                                     (2 << 13)
+#define S3C VIDINTCON0 FRAMESEL1 FRONT
                                                     (3 < < 13)
+#define S3C VIDINTCON0 INTFRMEN DISABLE
                                                     (0 << 12)
+#define S3C VIDINTCON0 INTFRMEN ENABLE
                                                     (1 << 12)
+#define S3C VIDINTCON0 FRAMEINT MASK
                                                     (0x1F << 12)
+#define S3C VIDINTCON0 FIFOSEL WIN4
                                                (1 << 11)
+#define S3C VIDINTCON0 FIFOSEL WIN3
                                                (1 << 10)
+#define S3C VIDINTCON0 FIFOSEL WIN2
                                                (1 < < 9)
+#define S3C VIDINTCON0 FIFOSEL WIN1
                                                (1 < < 6)
+#define S3C VIDINTCON0 FIFOSEL WIN0
                                                (1 < < 5)
+#define S3C VIDINTCON0 FIFOSEL ALL
                                                (0x73 < < 5)
+#define S3C VIDINTCON0 FIFOLEVEL 25
                                                (0 << 2)
+#define S3C VIDINTCON0 FIFOLEVEL 50
                                                (1 << 2)
+#define S3C VIDINTCON0 FIFOLEVEL 75
                                                (2 << 2)
+#define S3C VIDINTCON0 FIFOLEVEL EMPTY
                                                     (3 < < 2)
+#define S3C VIDINTCON0 FIFOLEVEL FULL
                                                     (4 < < 2)
+#define S3C VIDINTCON0 INTFIFOEN DISABLE
                                                (0 << 1)
+#define S3C VIDINTCON0 INTFIFOEN ENABLE
                                                     (1 << 1)
+#define S3C VIDINTCON0 INTEN DISABLE
                                                     (0 < < 0)
```

```
+#define S3C VIDINTCON0 INTEN ENABLE
                                                      (1 << 0)
+#define S3C VIDINTCON0 INTEN MASK
                                                 (1 << 0)
+
+/* VIDEO Interrupt Control 1 register - VIDINTCON1 */
+#define S3C VIDINTCON1 INTI80PEND
                                                 (0 << 2)
+#define S3C VIDINTCON1 INTFRMPEND
                                                 (1 << 1)
+#define S3C VIDINTCON1 INTFIFOPEND
                                                 (1 << 0)
+
+/* WIN 1~4 Color Key 0 register - WxKEYCON0 */
+#define S3C WxKEYCON0 KEYBLEN DISABLE
                                                      (0 < < 26)
+#define S3C WxKEYCON0 KEYBLEN ENABLE
                                                      (1 << 26)
+#define S3C WxKEYCON0 KEYEN F DISABLE
                                                      (0 < < 25)
+#define S3C WxKEYCON0 KEYEN F ENABLE
                                                      (1 < < 25)
+#define S3C WxKEYCON0 DIRCON MATCH FG IMAGE
                                                           (0 << 24)
+#define S3C WxKEYCON0 DIRCON MATCH BG IMAGE
                                                           (1 << 24)
+#define S3C WxKEYCON0 COMPKEY(x)
                                                 (((x)\&0xFFFFFF)<<0)
+
+/* WIN 1~4 Color Key 1 register - WxKEYCON1 */
+#define S3C WxKEYCON1 COLVAL(x)
                                                 (((x)\&0xFFFFFF)<<0)
+
+/* Dithering Control 1 register - DITHMODE */
+#define S3C DITHMODE RDITHPOS 8BIT
                                                 (0 < < 5)
+#define S3C DITHMODE RDITHPOS 6BIT
                                                 (1 < < 5)
+#define S3C DITHMODE RDITHPOS 5BIT
                                                 (2 < < 5)
+#define S3C DITHMODE GDITHPOS 8BIT
                                                 (0 << 3)
+#define S3C DITHMODE GDITHPOS 6BIT
                                                 (1 << 3)
+#define S3C DITHMODE GDITHPOS 5BIT
                                                 (2 < < 3)
+#define S3C DITHMODE BDITHPOS 8BIT
                                                 (0 << 1)
+#define S3C DITHMODE BDITHPOS 6BIT
                                                 (1 << 1)
+#define S3C DITHMODE BDITHPOS 5BIT
                                                 (2 << 1)
+#define S3C DITHMODE RGB DITHPOS MASK
                                                      (0x3f << 1)
+#define S3C DITHMODE DITHERING DISABLE
                                                      (0 << 0)
+#define S3C DITHMODE DITHERING ENABLE
                                                      (1 << 0)
+#define S3C DITHMODE DITHERING MASK
                                                      (1 << 0)
```

```
+
```

```
+/* Window 0~4 Color map register - WINxMAP */
+#define S3C WINxMAP MAPCOLEN F ENABLE
                                                         (1 << 24)
+#define S3C WINxMAP MAPCOLEN F DISABLE
                                                         (0 << 24)
+#define S3C WINxMAP MAPCOLOR
                                                    (((x)\&0xFFFFFF)<<0)
+
+/* Window Palette Control register - WPALCON */
+#define S3C WPALCON PALUPDATEEN
                                                         (1 < < 9)
+#define S3C WPALCON W4PAL 16BIT A
                                                    (1 < < 8)
                                                                   /*
A:5:5:5 */
+#define S3C WPALCON W4PAL 16BIT
                                                         (8 > 0)
     /* 5:6:5 */
+#define S3C WPALCON W3PAL 16BIT A
                                                    (1 << 7)
                                                                    /*
A:5:5:5 */
+#define S3C WPALCON W3PAL 16BIT
                                                         (0 < < 7)
     /* 5:6:5 */
+#define S3C WPALCON_W2PAL_16BIT_A
                                                                   /*
                                                    (1 < < 6)
A:5:5:5 */
+#define S3C WPALCON W2PAL 16BIT
                                                         (0 < < 6)
     /* 5:6:5 <del>*</del>/
+#define S3C WPALCON W1PAL 25BIT A
                                                    (0 << 3)
                                                                    /*
A:8:8:8 */
+#define S3C WPALCON W1PAL 24BIT
                                                         (1 << 3)
     /* 8:8:8 */
+#define S3C WPALCON W1PAL 19BIT A
                                                    (2 < < 3)
                                                                    /*
A:6:6:6 */
                                                                   /*
+#define S3C WPALCON W1PAL 18BIT A
                                                    (3 < < 3)
A:6:6:5 */
+#define S3C WPALCON W1PAL 18BIT
                                                         (4 << 3)
     /* 6:6:6 */
+#define S3C WPALCON W1PAL 16BIT A
                                                    (5 < < 3)
                                                                    /*
A:5:5:5 */
+#define S3C WPALCON W1PAL 16BIT
                                                         (6 < < 3)
     /* 5:6:5 */
                                                                   /*
+#define S3C WPALCON W0PAL 25BIT A
                                                    (0 << 0)
A:8:8:8 */
+#define S3C WPALCON W0PAL 24BIT
                                                         (1 << 0)
     /* 8:8:8 */
```

```
/*
+#define S3C WPALCON W0PAL 19BIT A
                                                (2 << 0)
A:6:6:6 */
+#define S3C WPALCON W0PAL 18BIT A
                                                (3 < < 0)
                                                              /*
A:6:6:5 */
+#define S3C WPALCON W0PAL 18BIT
                                                     (4 << 0)
    /* 6:6:6 */
+#define S3C WPALCON W0PAL 16BIT A
                                                (5 < < 0)
                                                              /*
A:5:5:5 */
+#define S3C_WPALCON W0PAL 16BIT
                                                     (6 < < 0)
    /* 5:6:5 */
+/* I80/RGB Trigger Control register - TRIGCON */
+#define S3C TRIGCON SWFRSTATUS REQUESTED
                                                     (1 << 2)
+#define S3C TRIGCON SWFRSTATUS NOT REQUESTED
                                                         (0 < < 2)
+#define S3C TRIGCON SWTRGCMD
                                                (1 << 1)
+#define S3C TRIGCON TRGMODE ENABLE
                                                    (1 << 0)
+#define S3C TRIGCON TRGMODE DISABLE
                                                     (0 < < 0)
+
+/* LCD I80 Interface Control 0 register - I80IFCONA0 */
+#define S3C I80IFCONAx LCD CS SETUP(x)
                                                     (((x)\&0xF)<<16)
+#define S3C I80IFCONAx LCD WR SETUP(x)
                                                     (((x)\&0xF)<<12)
+#define S3C I80IFCONAx LCD WR ACT(x)
                                                (((x)\&0xF)<<8)
+#define S3C I80IFCONAx LCD WR HOLD(x)
                                                     (((x)\&0xF)<<4)
+
+
+/*HOST IF registers */
+/* Host I/F A - */
+
+/* Host I/F B - Modem I/F */
+#define S3C64XX HOSTIFB ADDR
                                             0x74100000
+#define S3C HOSTIFBREG(x)
                                            REG((x) +
S3C64XX HOSTIFB ADDR)
+
+/*LCD 特殊寄存器*/
```

```
+#define MIFPCON REG
                                 REG(0x7410800C)
+ #define SEL BYPASS MASK
                                 80000000x0
                                                 // 为 LCD 旁路选择控制
模式
+#define SPCON REG
                               REG(ELFIN GPIO BASE +
SPCON OFFSET)
+ #define LCD SEL MASK
                               0x0000003
                                                //LCD 管脚输出格式
+ #define RGB IF STYLE MASK
                                 0x00000001
                                                  //RGB 格式
+
+#define S3C HOSTIFB INT2AP
                                           S3C HOSTIFBREG(0x8000)
+#define S3C HOSTIFB INT2MSM
    S3C HOSTIFBREG(0x8004)
+#define S3C HOSTIFB MIFCON
                                          S3C HOSTIFBREG(0x8008)
+#define S3C HOSTIFB MIFPCON
    S3C HOSTIFBREG(0x800C)
+#define S3C HOSTIFB MSMINTCLR
    S3C HOSTIFBREG(0x8010)
+#define S3C HOSTIFB MIFCON INT2MSM DIS
                                                    (0x0 << 3)
+#define S3C HOSTIFB MIFCON INT2MSM EN
                                                    (0x1 << 3)
+#define S3C HOSTIFB MIFCON INT2AP DIS
                                                    (0x0 << 2)
+#define S3C HOSTIFB MIFCON INT2AP EN
                                                    (0x1 << 2)
+#define S3C HOSTIFB MIFCON WAKEUP DIS
                                                    (0x0 << 1)
+#define S3C HOSTIFB MIFCON WAKEUP EN
                                                    (0x1 << 1)
+
+#define S3C HOSTIFB MIFPCON SEL VSYNC DIR OUT
                                                         (0x0 < < 5)
+#define S3C HOSTIFB MIFPCON SEL VSYNC DIR IN
                                                    (0x1 < < 5)
+#define S3C HOSTIFB MIFPCON INT2M LEVEL DIS
                                                    (0x0 << 4)
+#define S3C HOSTIFB MIFPCON INT2M LEVEL EN
                                                    (0x1 << 4)
+#define S3C HOSTIFB MIFPCON SEL NORMAL
                                                    (0x0 << 3)
+#define S3C HOSTIFB MIFPCON SEL BYPASS
                                                    (0x1 << 3)
+
+#define S3C HOSTIFB MIFPCON SEL RS0
                                               0
+#define S3C HOSTIFB MIFPCON SEL RS1
                                               1
+#define S3C HOSTIFB MIFPCON SEL RS2
                                               2
```

```
+#define S3C HOSTIFB MIFPCON SEL RS3
+#define S3C HOSTIFB MIFPCON SEL RS4
                                                  4
+#define S3C HOSTIFB MIFPCON SEL RS5
                                                  5
+#define S3C HOSTIFB MIFPCON SEL RS6
                                                  6
+
+#define S3C WINCONx ENLOCAL POST
                                                  (1 << 22)
+#endif
    -----include/s3cfb LCD.h ------
new file mode 100644
index 0000000..e105615
@@ -0,0 +1,39 @@
+#ifndef S3C6410 LCD H
+#define S3C6410 LCD H
+
+
+#include "s3cfb-RegLCD.h"
+
+#define CFG HIGH 1
+#define CFG LOW 0
+//1376 //1178
+#define S3CFB HFP
                         2
                              /* front porch */
+#define S3CFB HSW
                         41
                              /* hsync width */
+#define S3CFB HBP
                         2
                              /* back porch */
+//805 //807
+#define S3CFB VFP
                         2
                              /* front porch */
+#define S3CFB VSW
                              /* vsync width */
                         10
+#define S3CFB VBP
                         2
                              /* back porch */
+#define S3CFB HRES
                              480
                                  /* horizon pixel x resolition */
+#define S3CFB VRES
                              272
                                  /* line cnt
                                               y resolution */
+#define S3CFB VFRAME FREQ
                                   60
                                        /* frame rate freq */
+#define PIXELBITS
                          16
```

3

```
+
+#define S3CFB IVCLK
                           CFG LOW
+#define S3CFB IHSYNC
                            CFG HIGH
+#define S3CFB IVSYNC
                            CFG HIGH
+#define S3CFB IVDEN
                           CFG LOW
+
+
+#define S3CFB HRES VIRTUAL (S3CFB HRES) /* horizon pixel x resolition
*/
+#define S3CFB VRES VIRTUAL (S3CFB VRES*2)/* line cnt
                                                       v resolution */
+
+#define S3CFB HRES OSD
                                  (S3CFB HRES) /* horizon pixel x
resolition */
+#define S3CFB VRES OSD
                                  (S3CFB VRES) /* line cnt
                                                             y
resolution */
+#define S3CFB PIXEL CLOCK (S3CFB VFRAME FREQ * (S3CFB HFP +
S3CFB HSW + S3CFB HBP + S3CFB HRES) * (S3CFB VFP + S3CFB VSW +
S3CFB VBP + S3CFB VRES))
+//malloc 和 uboot 最多只能分配 512K 空间
+#define LCD FRAMEBUFFER
                               (CONFIG SYS TEXT BASE - 0x300000)
+
+#endif
```

# Chapter 7. Boot from SD

#### Modified This file:

```
+ */
+#define ELFIN HSMMC BASE 0x7C200000
+
+#define HM SYSAD
                        (0x00)
+#define HM BLKSIZE
                             (0x04)
+#define HM BLKCNT
                             (0x06)
+#define HM ARGUMENT
                             (0x08)
+#define HM TRNMOD
                             (0x0c)
+#define HM CMDREG
                             (0x0e)
+#define HM RSPREG0
                             (0x10)
+#define HM RSPREG1
                             (0x14)
+#define HM RSPREG2
                             (0x18)
+#define HM RSPREG3
                             (0x1c)
+#define HM BDATA
                        (0x20)
+#define HM PRNSTS
                             (0x24)
+#define HM HOSTCTL
                             (0x28)
+#define HM PWRCON
                             (0x29)
+#define HM BLKGAP
                             (0x2a)
+#define HM WAKCON
                             (0x2b)
+#define HM CLKCON
                             (0x2c)
+#define HM TIMEOUTCON
                                  (0x2e)
+#define HM SWRST
                        (0x2f)
+#define HM NORINTSTS
                             (0x30)
+#define HM ERRINTSTS
                             (0x32)
+#define HM NORINTSTSEN
                                  (0x34)
+#define HM ERRINTSTSEN
                                  (0x36)
+#define HM NORINTSIGEN
                                  (0x38)
+#define HM ERRINTSIGEN
                                  (0x3a)
+#define HM ACMD12ERRSTS
                                  (0x3c)
+#define HM CAPAREG
                             (0x40)
+#define HM MAXCURR
                             (0x48)
+#define HM CONTROL2
                             (0x80)
+#define HM CONTROL3
                             (0x84)
+#define HM CONTROL4
                             (0x8c)
```

```
+#define HM_HCVER (0xfe)

/* Device Global Registers */
#define S3C_OTG_DCFG (USBOTG_LINK_BASE + 0x800) /* Device
Configuration */
```

### include/configs/smdk6410.h

```
index d1f7daa..0c4ad00 100644
@@ -305,8 +305,9 @@
#define CONFIG_NAND_S3C64XX
/* Unimplemented or unsupported. See comment above.
#define CONFIG_ONENAND
-#define CONFIG_MOVINAND
*/
+#define CONFIG_MOVINAND
+

/* Settings as above boot configuration */
#define CONFIG ENV IS IN NAND
```

### include/movi.h

```
+#define BL2 BASE
                           0x57E00000
+#elif defined(CONFIG S3C2450) || defined(CONFIG S3C2416)
                           0x40004000
+#define TCM BASE
+#define BL2 BASE
                           0x33E00000
+#else
+# error TCM BASE or BL2 BASE is not defined
+#endif
+
+/* TCM function for bl2 load */
+#if defined(CONFIG S3C6400)
+#define CopyMovitoMem(a,b,c,d,e)
                                     (((int(*)(uint, ushort, uint *, uint, int))
(*((uint *)(TCM BASE + 0x8))))(a,b,c,d,e))
+#elif defined(CONFIG S3C6410) || defined(CONFIG S3C6430)
+#define CopyMovitoMem(a,b,c,d,e)
                                     (((int(*)(int, uint, ushort, uint *, int))
(*((uint *)(TCM BASE + 0x8))))(a,b,c,d,e))
+#elif defined(CONFIG S3C2450) || defined(CONFIG S3C2416)
                                           (((int(*)(uint, ushort, uint *, int))
+#define CopyMovitoMem(a,b,c,d)
(*((uint *)(TCM BASE + 0x8))))(a,b,c,d))
+#endif
+
+/* size information */
+#if defined(CONFIG S3C6400)
+#define SS SIZE
                                (4 * 1024)
+#define eFUSE SIZE
                          (2 * 1024) // 1.5k eFuse, 0.5k reserved
+#else
+#define SS SIZE
                                (8 * 1024)
                          (1 * 1024) // 0.5k eFuse, 0.5k reserved`
+#define eFUSE SIZE
+#endif
+
+/* movinand definitions */
+#define MOVI BLKSIZE
                                512
+//#ifdef CONFIG BOOT MOVINAND
+#define MOVI TOTAL BLKCNT *((volatile unsigned int*)(TCM BASE - 0x4))
+#define MOVI HIGH CAPACITY *((volatile unsigned int*)(TCM BASE - 0x8))
```

```
+//#else
+//#define MOVI TOTAL BLKCNT7864320 // 7864320 // 3995648 // 1003520 /*
static movinand total block count: for writing to movinand when nand boot */
+//#define MOVI HIGH CAPACITY
+//#endif
+/* partition information */
+#define PART SIZE BL
                               (512 * 1024)
+#define PART SIZE KERNEL
                               (4 * 1024 * 1024)
+#define PART SIZE ROOTFS
                               (8 * 1024 * 1024)
+
+#define MOVI LAST BLKPOS
                               (MOVI TOTAL BLKCNT - (eFUSE SIZE /
MOVI BLKSIZE))
+#define MOVI BL1 BLKCNT
                                    (SS SIZE / MOVI BLKSIZE)
+#define MOVI ENV BLKCNT
                                    (CONFIG ENV SIZE / MOVI BLKSIZE)
+#define MOVI BL2 BLKCNT
                                    (PART SIZE BL / MOVI BLKSIZE)
+#define MOVI ZIMAGE BLKCNT
                                    (PART SIZE KERNEL / MOVI BLKSIZE)
+#define MOVI BL2 POS
                               (MOVI LAST BLKPOS - MOVI BL1 BLKCNT -
MOVI BL2 BLKCNT- MOVI ENV BLKCNT)//
+#define MOVI ROOTFS BLKCNT
                                    (PART SIZE ROOTFS / MOVI BLKSIZE)
+
+struct movi offset t {
     uint last:
+
     uint bl1;
+
+
     uint env;
    uint bl2;
+
+
     uint kernel;
     uint rootfs:
+
+};
+
+/* external functions */
+extern void hsmmc set gpio(void);
+extern void hsmmc reset (void);
+extern int hsmmc init (void);
```

```
+extern int movi init(void);
+extern void movi set capacity(void);
+extern int movi set ofs(uint last);
+extern void movi write (uint addr, uint start blk, uint blknum);
+extern void movi read (uint addr, uint start blk, uint blknum);
+extern void movi write env(ulong addr);
+extern void movi read env(ulong addr);
+
+#if defined(CONFIG S3C2450)
+extern ulong virt to phy smdk2450(ulong addr);
+#elif defined(CONFIG S3C6400)
+extern ulong virt to phy smdk6400(ulong addr);
+#elif defined(CONFIG S3C6410)
+extern ulong virt to phy ok6410(ulong addr);
+#elif defined(CONFIG S3C6430)
+extern ulong virt to phy smdk6430(ulong addr);
+#elif defined(CONFIG S3C2416)
+extern ulong virt to phy smdk2416(ulong addr);
+#endif
+
+extern void test hsmmc (uint width, uint test, uint start blk, uint blknum);
+
+/* external variables */
+extern uint movi hc;
+extern struct movi offset t ofsinfo;
+
+#endif /* MOVI H */
```

## nand\_spl/board/samsung/smdk6410/Makefile

```
index f95e307..0c11bdb 100644

@@ -38,7 +38,7 @@ AFLAGS += -DCONFIG_NAND_SPL

CFLAGS += -DCONFIG_NAND_SPL -ffunction-sections
```

```
= start.o cpu init.o lowlevel init.o
SOBJS
          = nand boot.o nand ecc.o s3c64xx.o smdk6410 nand spl.o
-COBIS
nand base.o
+COBIS
          = nand boot.o nand ecc.o s3c64xx.o smdk6410 nand spl.o
nand base.o movi boot.o
SRCS
          := $(addprefix $(obj),$(SOBJS:.o=.S) $(COBJS:.o=.c))
          := $(addprefix $(obj),$(SOBJS) $(COBJS))
OBJS
@@ -79,12 +79,13 @@ $(obj)cpu init.S:
$(obj)lowlevel init.S:
     @rm -f $@
     @ln -s $(TOPDIR)/board/samsung/smdk6410/lowlevel init.S $@
# from nand spl directory
$(obj)nand boot.c:
     @rm -f $@
     @ln -s $(TOPDIR)/nand spl/nand boot.c $@
+$(obj)movi boot.c:
+
     @rm -f $@
     @ln -s $(TOPDIR)/nand spl/movi boot.c $@
+
# from drivers/mtd/nand directory
$(obj)nand ecc.c:
     @rm -f $@
------ nand spl/movi boot.c -----
new file mode 100644
index 0000000...3877ff0
@@ -0,0 +1,81 @@
+#include <common.h>
+
+#ifdef CONFIG MOVINAND
+
+#if defined(CONFIG SMDK6410)
```

```
+#include <asm/arch/s3c6410.h>
+#endif
+#include <nand.h>
+#include <movi.h>
+#include <asm/io.h>
+
+/*
+uint movi hc = 0;
+
+void movi set capacity(void)
+{
+#if defined(CONFIG S3C6400)
     if (MOVI HIGH CAPACITY == 2)
+
+#else
     if (MOVI HIGH CAPACITY & 0x1)
+
+#endif
          movi hc = 1;
+
+}
+
+int movi set ofs(uint last)
+{
     int changed = 0;
+
+
     if (ofsinfo.last != last) {
+
          ofsinfo.last = last - (eFUSE SIZE / MOVI BLKSIZE);
+
          ofsinfo.bl1 = ofsinfo.last - MOVI BL1 BLKCNT;
+
          ofsinfo.env = ofsinfo.bl1 - MOVI ENV BLKCNT;
+
          ofsinfo.bl2 = ofsinfo.bl1 - (MOVI BL2 BLKCNT +
MOVI ENV BLKCNT);
+
          ofsinfo.kernel
                          = ofsinfo.bl2 - MOVI ZIMAGE BLKCNT;
                          = ofsinfo.kernel - MOVI ROOTFS BLKCNT;
          ofsinfo.rootfs
+
          changed = 1;
+
+
     }
+
```

```
return changed;
+
+}
+
+int movi init(void)
+{
     hsmmc set gpio();
+
     hsmmc reset();
+
+
     if (hsmmc init()) {
          printf("\nCard Initialization failed.\n");
+
          return -1;
+
     }
+
     return 1;
+
+}
+
+void movi write env(ulong addr)
+{
     movi write((uint)addr, ofsinfo.env, MOVI ENV BLKCNT);
+
+}
+
+void movi read env(ulong addr)
+{
+
     movi read((uint)addr, ofsinfo.env, MOVI ENV BLKCNT);
+}
+*/
+void movi bl2 copy(void)
+{
+ // attribute ((noreturn)) void (*uboot)(void);
+ //writel(0x0023,0x7f008824);
+
+
+#if defined(CONFIG S3C6400)
     CopyMovitoMem(MOVI BL2 POS, MOVI BL2 BLKCNT, (uint *)BL2 BASE,
CONFIG SYS CLK FREQ, MOVI INIT REQUIRED);
+#else
```

```
+ writel(readl(HM_CONTROL4) | (0x3 << 16), HM_CONTROL4);
+ CopyMovitoMem(HSMMC_CHANNEL, MOVI_BL2_POS,
MOVI_BL2_BLKCNT, (uint *)BL2_BASE, MOVI_INIT_REQUIRED);
+#endif
+
+/* Jump to U-Boot image */
+ //uboot = (void *)(CONFIG_SYS_PHY_UBOOT_BASE);
+ //(*uboot)();
+}
+#endif</pre>
```

Part 2. Linux 3.9-rc6

# Chapter 8. Nand flash driver & NFS configuration.

Conclusion: We modified there files .

#### \$ git status

```
# On branch develop
# Changes to be committed:
   (use "git reset HEAD <file>..." to unstage)
#
#
     modified: Makefile
#
     modified: arch/arm/mach-s3c64xx/Kconfig
#
     modified: arch/arm/mach-s3c64xx/Makefile
#
     new file: arch/arm/mach-s3c64xx/mach-ok6410.c
#
#
     new file: arch/arm/plat-samsung/include/plat/nand.h
#
     modified: arch/arm/plat-samsung/include/plat/regs-nand.h
     modified: arch/arm/tools/mach-types
#
     modified: drivers/mtd/nand/Kconfig
#
     modified: drivers/mtd/nand/Makefile
#
#
     modified: drivers/mtd/nand/nand base.c
     new file: drivers/mtd/nand/s3c nand.c
#
     modified: scripts/Makefile.lib
#
```