

ASPaS: A Framework for Automatic SIMDization of Parallel Sorting on x86-based Many-core Processors

Kaixi Hou, Hao Wang, Wu-chun Feng {kaixihou,hwang121,wfeng}@vt.edu






Why sorting?

- Sorting used as a important primitive in many applications
 - Databases, computational biology, graph algorithms, etc.
- To get efficient sort, all computing resources need to be used





Why sorting?



hal More DLP and

Cannot just rely on clock rate





- Compiler-based approaches
 - Compiler options
 - Pragma directives





- Compiler-based approaches
 - Compiler options
 - Pragma directives

Issues:

Fail to auto-vec loops, due to complex memory access, convoluted data rearrangement, etc.





- Compiler-based approaches
 - Compiler options
 - Pragma directives
- Manual optimization via ...
 - Compiler intrinsics
 - Assembly code





- Compiler-based approaches
 - Compiler options
 - Pragma directives
- Manual optimization via ...
 - Compiler intrinsics
 - Assembly code

Issues:

Tedious and error-prone.





- Compiler-based approaches
 - Compiler options
 - Pragma directives
- Manual optimization via ...
 - Compiler intrinsics
 - Assembly code

Serial C codes

```
for(i=0; i<2w; i++)
{
   if(i<w)
    trgA[i]= i%2!=0 ? inpB[i/2] : inpA[i/2];
   else
   trgB[i-w]= i%2!=0 ? inpB[i/2] : inpA[i/2];
}</pre>
```

Ex. Interleave two arrays

AVX intrinsics on CPUs

```
__mm256 v1 = _mm256_unpacklo_ps(inpA, inpB);
__mm256 v2 = _mm256_unpackhi_ps(inpA, inpB);
__mm256 trgA = _mm256_permute2f128_ps(v1, v2, 0x20);
__mm256 trgB = _mm256_permute2f128_ps(v1, v2, 0x31);
```

AVX512 intrinsics on MIC

```
__mm512i l = _mm512_permute4f128_epi32(inpA, _MM_PERM_BDAC);
__mm512i h = _mm512_permute4f128_epi32(inpB, _MM_PERM_BDAC);
__mm512i t0 = _mm512_mask_swizzle_epi32(h, 0xcccc, l, _MM_SWIZ_REG_BADC);
__mm512i t1 = _mm512_mask_swizzle_epi32(l, 0x3333, h, _MM_SWIZ_REG_BADC);
__mm512i l = _mm512_mask_permute4f128_epi32(t1, 0x0f0f, t0, _MM_PERM_CDAB);
__mm512i h = _mm512_mask_permute4f128_epi32(t0, 0xf0f0, t1, _MM_PERM_CDAB);
__mm512i trgA = _mm512_shuffle_epi32(l, _MM_PERM_BDAC);
__mm512i trgB = _mm512_shuffle_epi32(h, _MM_PERM_BDAC);
```







- Compiler-based approaches
 - Compiler options
 - Pragma directives
- Manual optimization via ...
 - Compiler intrinsics
 - Assembly code

Serial C codes

```
for(i=0; i<2w; i++)
if(i<w)
  trgA[i]= i%2!=0 ? inpB[i/2] : inpA[i/2];
 else
  trgB[i-w]= i%2!=0 ? inpB[i/2] : inpA[i/2];
```

Ex. Interleave two arrays

AVX intrinsics on CPUs

```
mm256 v1 = mm256 unpacklo ps(ir)
                                      inpB);
mm256 v2 = mm256 un/
                                      inpB);
                                            Z, 0x20);
mm256 trgA
                                     bs(v^2)
               mm256
mm256 trgB
                                           v2. 0x31);
```

Can they be automatically

```
generated?
mm512i trgA = _mm512
_mm512i trgB = _mm512
```

```
PAC);
       DDAC);
      SWIZ REG BADC);
        WIZ REG BADC);
ofof, to, IVIM PERM CDAB);
```

```
i32(t0, kf0f0, t1, _MM_PERM_CDAB);
\angle(I, N / I - PERM_BDAC);
```







mm512il= mm51


mm512i t1 = 1. mm512i l = _mm5

mm512i h = p

mm512i to

mm512ih = mm512ih

- Formalize the data-reordering patterns in the parallel sorting
- Automatically generate the SIMD code
- Applied generally to DLP architecture, specific to x86 processors







Roadmap

- Introduction & Motivation
- Background
 - Sorting Networks & SIMD Processing
- ASPaS Framework
 - SIMD Sorter
 - SIMD Transposer
 - SIMD Merger

- ▶ Generate patterns for sorting the data segment by segment
- ▶ Generate patterns for merging the sorted data
- SIMD Code Generator
- Generate codes from the patterns
- Evaluation & Discussion
- Conclusion






Background: Sorting Networks

Sorting Networks

- Comparisons can be planned out in a fixed pattern
- Data flow is irrelevant with the value of input data








Background: SIMD for Intel Xeon Phi

- VPU Architecture
 - Manipulate one vector








Background: SIMD for Intel Xeon Phi

- VPU Architecture
 - Manipulate two vectors





Roadmap


- Introduction & Motivation
- Background
 - VPU Architecture & Sorting Networks
- ASPaS Framework
 - SIMD Sorter
 - SIMD Transposer
 - SIMD Merger

- ▶ Generate patterns for sorting the data segment by segment
- ▶ Generate patterns for merging the sorted data
- SIMD Code Generator
- Generate codes from the patterns
- Evaluation & Discussion
- Conclusion






ASPaS Structure Overview





SIMD Sorter


- Generate regrouped comparison patterns
- Accept any kinds of sorting networks








- SIMD Transposer
 - Why need the transpose?







- SIMD Transposer
 - Why need the transpose?








- SIMD Transposer
 - Generalize the patterns required in the in-register transpose


v0	3	1	5	2
v1	5	2	6	4
v2	7	5	8	5
v3	9	6	9	7



v0	3	5	7	9
v1	1	2	5	6
v2	5	6	8	9
v3	2	4	5	7



Same pattern applies on v2 and v3



Same pattern applies on v1 and v3






- SIMD Merger
 - Generalize the patterns required in the in-register merge

V	3	5	7	9
u	6	5	2	1



V	1	2	3	5
u	5	6	7	9



Inconsistent patterns




- SIMD Merger
 - Generalize the patterns required in the in-register merge

V	3	5	7	9
u	6	5	2	1



V	1	2	3	5
u	5	6	7	9




Consistent patterns







- SIMD Code Generator
 - Generate SIMD codes based on the received patterns
 - Primitive Pool Building
- 1 Permute Primitives < Unique and symmetric data-reordering>





- SIMD Code Generator
 - Generate SIMD codes based on the received patterns
 - Primitive Pool Building
- 1 Permute Primitives < Unique and symmetric data-reordering>

Suppose there are 4 units in vector

4⁴=256 possible permutations


Permutations w/o repetition => 4!=24

Symmetric permutations => 8 DCBA(original order), DBCA, CDAB, BDAC, BADC, CADB, ACBD, and ABCD





- SIMD Code Generator
 - Generate SIMD codes based on the received patterns
 - Primitive Pool Building
- 1 Permute Primitives
- ② Blend Primitives <Symmetric and equal data-blending>








- SIMD Code Generator
 - Generate SIMD codes based on the received patterns
 - Primitive Pool Building
- 1 Permute Primitives
- (2) Blend Primitives < Symmetric and equal data-blending>

Suppose there are 4 elements in vector

Only need 2 blend primitives to select every 1, 2 (1 to log(W)) elements from two input vectors respectively

• E.g. 1010







- SIMD Code Generator
 - Sequence Building Algorithm

Target Vector




Received Patterns





- SIMD Code Generator
 - Sequence Building Algorithm








SIMD Code (

Sequence L

BAFE DCHG
ABCD EFGH

Initial Lane Check









SIMD Code Generator

Sequence Building Algorithm











SIMD Code Generator













SIMD Code Generator









 SIMD Code Generator Sequence Building Algorithm Blend **Initial Lane Primitive** Check Intra-lane Inter-lane Permute Permute **Primitive Primitive Elem Check Lane Check Default Vector Sequence Building Algorithm Selected** Selected **Primitive Target Vector Primitive** Seq 27





 SIMD Code Generator Sequence Building Algorithm Blend **Initial Lane Primitive** Check Intra-lane Inter-lane Permute Permute **Primitive Primitive Elem Check ABCD EFGH ABCD EFGH Default Vector Sequence Building Algorithm Selected** Selected **Primitive Target Vector Primitive** Seq 27





- SIMD Code Generator
 - Translate: selected primitive sequence to real codes
 - Intra-lane permute primitive => _mm512_shuffle
 - Inter-lane permute primitive => _mm512_permute4f128
 - Blend primitive => mask integrated to bond shuffle/permute instructions
 - Towards TLP
 - Threads sort their own parts (aspas::sort())
 - Half of them merge the adjacent parts (aspas::merge())
 - Continues until only one thread left






Experiment Setup


Parameter	Value
MIC	Intel Xeon Phi 5110P
Code Name	Knights Corner
# of Cores	60
Clock Rate	1.05 GHz
L1/L2 Cache	32 KB/ 512 KB
Memory	8 GB GDDR5
Compiler	icpc 13.0.1
Compiler Options	-mmic -O3
Random Number Range	[0, DATA_SIZE]





Performance of Different Sorting Networks







- ASPaS_sort(): More comparators, worse performance
- ASPaS_merge(): "Consistent" variant consists of the SIMDunfriendly interleaving data-reordering





Vectorization Efficiency






- Sort stage: ASPaS still can outperform the auto-vec version, thanks to its contiguous memory access
- Merge stage: the complex data dependency prevents the compiler from auto-vectorizing the loops







ASPaS sort outperforms other sorting tools from widely-used libraries





Discussion

Portability

- Easily ported to other x-86 multi-core CPU architectures
- Only need to change the part of "Translate: primitives to real codes" in the SIMD Code Generator
 - Permute primitives => _mm256_shuffle/permute2f128
 - Blend primitives => e.g. _mm256_unpacklo/unpackhi





Conclusion

- ASPaS: a framework for the Automatic SIMDization of Parallel Sorting code generation
 - Formalizes the data-reordering operations
 - Fast and efficiently build the real instruction sequences
 - Can be applied to CPU as well
- Various parallel sorting codes generated with ASPaS
 - Significant vectorization efficiency
 - Can outperform tools from STL, Boost, and Intel TBB

THANK YOU!

More info: http://synergy.cs.vt.edu



