Static Scheduling

Nachiket Kapre nachiket@uwaterloo.ca




Outline

- Need for resource sharing
 - Design constraints (few resources, few IOs)
 - ► CPU model (shared ALU)
- ► Dataflow Analysis
 - ► Implementation Task
 - Optimization Task
- ► RTL Implementation


Need for resource sharing

- ► Efficiency: Hardware design on small budgets often have to use limited chip resources
- **Performance**: Even when hardware costs are not a constraint, packing multiple operations into small chip area \rightarrow saves on wire delay costs
- ▶ **Portability**: If the list of resource shared operators are known, computation becomes portable. CPU ALUs are the simplest example of resource sharing.


Fully Spatial (Parallel) Design




- ▶ You can use as many adders and multiplers as you want
- Free to use as many pipeline stages as required
- For now, we skip registering inputs
- ► Cost is no concern \rightarrow Throughput=1, Latency=5, \downarrow Clock Period = max(T_{*1} , T_{+1} , T_{*2} , T_{+2}).




- One of each arithmetic operator, register, IO port
- Sharing enabled with multiplexers
- ► Low-cost design \rightarrow Latency = 5 (still), but Throughput= $\frac{1}{4}$, as we have to wait for y to be pushed out first
- lacksquare Clock Period can be made small ightarrow max($T_{imux}+T_*+T_{omux},\,T_{imux}+T_++T_{omux}$)




- ▶ 1st Cycle $\rightarrow a|b|c|x_r <= a, b, c, x$
- ▶ 2nd Cycle \rightarrow $t1 <= a_r \times x_r$
- ▶ 3rd Cycle \rightarrow $t2 <= t1 + b_r$
- ▶ 4th Cycle \rightarrow $t3 <= t2 \times x_r$
- ► 5th Cycle $\rightarrow y <= t3 + c_r$; $a|b|c|x_r <= a, b, c, x$;
- ▶ 6th Cycle \rightarrow $t1 <= a_r \times x_r!!$




- ▶ 1st Cycle $\rightarrow a|b|c|x_r <= a, b, c, x$
- ▶ 2nd Cycle \rightarrow $t1 <= a_r \times x_r$
- ▶ 3rd Cycle \rightarrow $t2 <= t1 + b_r$
- ▶ 4th Cycle \rightarrow $t3 <= t2 \times x_r$
- ► 5th Cycle $\rightarrow y <= t3 + c_r$; $a|b|c|x_r <= a, b, c, x$;
- ▶ 6th Cycle \rightarrow $t1 <= a_r \times x_r!!$




- ▶ 1st Cycle $\rightarrow a|b|c|x_r <= a, b, c, x$
- ▶ 2nd Cycle \rightarrow $t1 <= a_r \times x_r$
- ▶ 3rd Cycle \rightarrow $t2 <= t1 + b_r$
- ▶ 4th Cycle \rightarrow $t3 <= t2 \times x_r$
- ▶ 5th Cycle $\to y <= t3 + c_r$; $a|b|c|x_r <= a, b, c, x$;
- ▶ 6th Cycle \rightarrow $t1 <= a_r \times x_r!!$



- ▶ 1st Cycle $\rightarrow a|b|c|x_r <= a, b, c, x$
- ▶ 2nd Cycle \rightarrow $t1 <= a_r \times x_r$
- ▶ 3rd Cycle \rightarrow $t2 <= t1 + b_r$
- ▶ 4th Cycle \rightarrow $t3 <= t2 \times x_r$
- ▶ 5th Cycle $\to y <= t3 + c_r$; $a|b|c|x_r <= a, b, c, x$;
- ▶ 6th Cycle \rightarrow $t1 <= a_r \times x_r!!$



- ▶ 1st Cycle $\rightarrow a|b|c|x_r <= a, b, c, x$
- ▶ 2nd Cycle \rightarrow $t1 <= a_r \times x_r$
- ▶ 3rd Cycle \rightarrow $t2 <= t1 + b_r$
- ▶ 4th Cycle \rightarrow $t3 <= t2 \times x_r$
- ▶ 5th Cycle $\to y <= t3 + c_r$; $a|b|c|x_r <= a, b, c, x$;
- ▶ 6th Cycle \rightarrow $t1 <= a_r \times x_r!!$



- ▶ 1st Cycle $\rightarrow a|b|c|x_r <= a, b, c, x$
- ▶ 2nd Cycle \rightarrow $t1 <= a_r \times x_r$
- ▶ 3rd Cycle \rightarrow $t2 <= t1 + b_r$
- ▶ 4th Cycle \rightarrow $t3 <= t2 \times x_r$
- ► 5th Cycle $\rightarrow y <= t3 + c_r$; $a|b|c|x_r <= a, b, c, x$;
- ▶ 6th Cycle \rightarrow $t1 <= a_r \times x_r!!$

```
always @(posedge clk) begin
 if(rst) begin
  v0 <= {16{1'b0}};</pre>
  v1 <= {16{1'b0}}:
  v2 \le {24{1'b0}};
  v \le \{24\{1'b0\}\}:
  x_r1 \le {8{1'b0}};
  x r2 \le {8{1'b0}}:
  b_r1 \le {8{1'b0}};
 c_r1 \le {8{1'b0}};
 c r2 \le {8{1'b0}}:
 c r3 \le \{8\{1'b0\}\}:
 end else begin
 // stage 1
  v0 <= a r * x r:
  x_r1 \le x_r
  b r1 <= b r:
 c r1 <= c r:
 // stage 2
  v1 \le v0 + b_r1:
  x r2 <= x r1:
  c r2 <= c r1:
 // stage 3
  v2 \le v1 * x r2:
 c r3 <= c r2:
 // stage 4
 v \le v2 + c r3:
 end
end
```


```
always @(posedge clk) begin
 if(rst) begin
 count <= {3{1'b0}};
 v r \le {24{1'b0}}:
 end else begin
  if(count == 0) begin
  count <= count + 1:
  v r[15:0] \le a r * x r:
  and
  else if(count == 1) begin
  count <= count + 1;
  v r \le v r + b r:
  end
  else if(count == 2) begin
  count <= count + 1;
  v_r \le v_r[15:0] * x_r
  end
  else if(count == 3) begin
  count <= {3{1'b0}};
  v_r <= v_r + c_r:
  end
 end
end
assign y = y_r;
```

```
always @(posedge clk) begin
 if(rst) begin
 v0 <= {16{1'b0}};</pre>
  v1 <= {16{1'b0}}:
  v2 \le {24{1'b0}};
  v \le {24{1'b0}};
  x_r1 \le {8{1'b0}};
  x r2 \le {8{1'b0}}:
  b_r1 \le {8{1'b0}};
 c_r1 <= {8{1'b0}};
 c r2 \le {8{1'b0}}:
 c r3 \le \{8\{1'b0\}\}:
 end else begin
 // stage 1
  v0 <= a r * x r:
  x_r1 \le x_r
  b r1 <= b r:
 c r1 <= c r:
 // stage 2
  v1 \le v0 + b_r1:
  x r2 <= x r1:
  c_r2 <= c_r1:
 // stage 3
  v2 \le v1 * x r2:
 c_r3 <= c_r2;
 // stage 4
 v \le v2 + c r3:
 end
end
```


```
always @(posedge clk) begin
 if(rst) begin
 y_r \le {24{1'b0}};
 end else begin
  case(count)
  2'b00 : begin
   v_r[15:0] \le a * x;
   end
   2'b01 : begin
   v_r \le v_r + b;
   end
   2'b10 : begin
   v_r \le v_r[15:0] * x:
   end
   2'b11 : begin
   v_r <= v_r + c:
   end
   default : begin
   v_r \le {24{1'b0}};
   end
  endcase
 end
end
assign y = y_r;
```

```
always @(posedge clk) begin
 if(rst) begin
  v0 <= {16{1'b0}};</pre>
  v1 <= {16{1'b0}}:
  v2 \le {24{1'b0}};
  v \le \{24\{1'b0\}\}:
  x_r1 \le \{8\{1'b0\}\};
  x r2 \le {8{1'b0}}:
  b_r1 \le {8{1'b0}};
  c_r1 \le \{8\{1'b0\}\};
 c r2 \le {8{1'b0}}:
 c r3 \le \{8\{1'b0\}\}:
 end else begin
 // stage 1
  v0 <= a r * x r:
  x_r1 \le x_r
  b r1 <= b r:
  c r1 <= c r:
 // stage 2
  v1 \le v0 + b r1:
  x r2 <= x r1:
  c r2 <= c r1:
  // stage 3
  v2 \le v1 * x r2:
 c_r3 <= c_r2;
 // stage 4
  v \le v2 + c r3:
 end
end
```


```
// imuy
assign mux0 = (count == 1) ? {4'h0,a_r} : y_r;
assign mux1 = (count == 1) ? {4'h0.x r} :
       (count == 2) ? {4'h0.b r} :
       (count == 3) ? {4'h0.x r} :
                      {4'h0.c r}:
// arithmetic datapath
assign add0 = mux0 + mux1:
assign mult0 = mux0[15:0] * mux1[7:0]:
always @(posedge clk) begin
 if(rst) begin
 v_r \le {24{1'b0}};
 end else begin
  case(count)
  2'b01.2'b11 : begin
   v r <= mult0:
   end
   2'b10.2'b00 : begin
   v_r \le add0:
   end
   default : begin
   v_r \le {24{1'b0}}:
   end
  endcase
 end
end
assign v = v_r:
```




```
// imux
assign mux0 = (count == 1) ? {4'h0,a_r} : y_r;
assign mux1 = (count == 1) ? {4'h0.x r} :
       (count == 2) ? {4'h0,b_r} :
       (count == 3) ? {4'h0,x_r} :
                      {4'h0.c r}:
// arithmetic datapath
assign add0 = mux0 + mux1;
assign mult0 = mux0[15:0] * mux1[7:0]:
always @(posedge clk) begin
 if(rst) begin
 y_r \leftarrow \{24\{1'b0\}\};
 end else begin
  case(count)
  2'b01,2'b11 : begin
   v_r \le mult0:
   end
   2'b10,2'b00 : begin
   y_r \le add0;
   end
   default : begin
   y_r \le {24{1'b0}};
   end
  endcase
 end
end
assign y = y_r;
```




- ▶ 1st Cycle $\rightarrow a|b|c|x_r <= a, b, c, x$
- ▶ 2nd Cycle \rightarrow $t1 <= a_r \times x_r$
- ▶ 3rd Cycle \rightarrow t2 <= t1 + $b_{-}r$
- ▶ 4th Cycle \rightarrow t3 <= t2 × x_r
- ▶ 5th Cycle $\rightarrow y \le t3 + c_r$, $a|b|c|x_r \le a, b, c, x$
- ▶ 6th Cycle \rightarrow $t1 <= a_r \times x_r!!$




- ▶ 1st Cycle $\rightarrow a|b|c|x_r <= a, b, c, x$
- ▶ 2nd Cycle \rightarrow $t1 <= a_r \times x_r$
- ▶ 3rd Cycle \rightarrow t2 <= t1 + $b_{-}r$
- ▶ 4th Cycle \rightarrow t3 <= t2 × x_r
- ▶ 5th Cycle $\rightarrow y \le t3 + c_r$, $a|b|c|x_r \le a, b, c, x$
- ▶ 6th Cycle \rightarrow $t1 <= a_r \times x_r!!$




- ▶ 1st Cycle $\rightarrow a|b|c|x_r <= a, b, c, x$
- ▶ 2nd Cycle \rightarrow $t1 <= a_r \times x_r$
- ▶ 3rd Cycle \rightarrow $t2 <= t1 + b_-r$
- ▶ 4th Cycle \rightarrow t3 <= t2 × x_r
- ▶ 5th Cycle $\rightarrow y \le t3 + c_r$, $a|b|c|x_r \le a, b, c, x$
- ▶ 6th Cycle \rightarrow $t1 <= a_r \times x_r!!$



- ▶ 1st Cycle $\rightarrow a|b|c|x_r <= a, b, c, x$
- ▶ 2nd Cycle \rightarrow $t1 <= a_r \times x_r$
- ▶ 3rd Cycle \rightarrow t2 <= t1 + b_r
- ▶ 4th Cycle \rightarrow t3 <= t2 × x_r
- ▶ 5th Cycle $\rightarrow y \le t3 + c_r$, $a|b|c|x_r \le a, b, c, x$
- ▶ 6th Cycle \rightarrow $t1 <= a_r \times x_r!!$



- ▶ 1st Cycle $\rightarrow a|b|c|x_r <= a, b, c, x$
- ▶ 2nd Cycle \rightarrow $t1 <= a_r \times x_r$
- ▶ 3rd Cycle \rightarrow t2 <= t1 + b_r
- ▶ 4th Cycle \rightarrow t3 <= t2 × x_r
- ▶ 5th Cycle $\rightarrow y \le t3 + c_r$, $a|b|c|x_r \le a, b, c, x$
- ▶ 6th Cycle \rightarrow $t1 <= a_r \times x_r!!$




- ▶ 1st Cycle $\rightarrow a|b|c|x_r <= a, b, c, x$
- ▶ 2nd Cycle \rightarrow $t1 <= a_r \times x_r$
- ▶ 3rd Cycle \rightarrow t2 <= t1 + $b_{-}r$
- ▶ 4th Cycle \rightarrow t3 <= t2 × x_r
- ▶ 5th Cycle $\rightarrow y \le t3 + c_r$, $a|b|c|x_r \le a, b, c, x$
- ▶ 6th Cycle \rightarrow $t1 <= a_r \times x_r!!$

Dataflow Analysis


- ► Identify system constraints → how many resources we have?
 - Number and type of arithmetic operators
 - Number of IOs
 - Number of registers
- Inspect your problem to identify how many resources do you need for a fully-spatial implementation. (i.e. cost is not a concern)
- ▶ Put a **multiplexer** in front of **every** resource that is less than what you need.
 - Sharing is enabled with the multiplexer
 - In the simple case, assume crossbar connectivity → mux is connected to all possible inputs
- ightharpoonup Extreme case is **fully-sequential** when you have exactly one of each resource ightharpoonup simple in-order CPU.

Hardware Design Goals

- Broadly, we must first design correct hardware, and then aim for efficiency
- ► The **implementation task** is to identify which operation is mapped to which resource in which cycle
 - ► Important to get this correct first
 - Think of this as writing an assembler for this custom datapath




- ▶ The **optimization task** is to reduce the cost of multiplexers
 - ightharpoonup We know crossbars scale as N^2 so can be expensive
 - On FPGAs multiplexers cost quite a bit. Mux cost often comparable to arithmetic units



Implementation Task

- First, we need to make a list of operations needed in the problem
 - $ightharpoonup op_1, op_2, ...$
- ► For each resource, make a table of which operation is mapped to that resource in each cycle
 - Formally called a scheduling table
 - Like a time-table for a resource telling it what to do
 - This is then treated like a state-machine design problem
 - truth-table for logic implementation
- We need to alias (wraparound) the last cycle back to the 0th cycle to ensure full pipeline utilization.

Example poly walkthrough (bird's eye view)



Goal: Design a state machine to generate io, operands, and opcode signals.

Schedule Table for poly

```
poly:
   imull %a, %x, %reg0
   addl %reg0, %b, %reg0
   imull %reg0, %x, %reg0
   addl %reg0, %c, %reg0
   movl %reg0, %y
   ret
```

Cycle	Operators		
	add_0	$mult_0$	
0			
1			
2			
3			
4			

- Write down which operation is mapped to which arithmetic/logic resource in which cycle
 - Obey dependencies
 - Ensure that one resource only executes one operation in a cycle
- For now, this is a manual process → often sub-optimal when you have a choice i.e. multiple adders available
 - Use as few cycles as possible
 - Look for opportunities to reuse inputs across operations

Schedule Table for poly

```
poly:
   imull %a, %x, %reg0
   addl %reg0, %b, %reg0
   imull %reg0, %x, %reg0
   addl %reg0, %c, %reg0
   movl %reg0, %y
   ret
```

Cycle	Operators			
	add_0	$mult_0$		
0	_	_		
1	_	$a_{-}r \cdot x_{-}r$		
2	$reg_0 + b r$	_		
3	_	$reg_0 \cdot x r$		
4	$reg_0 + c_r$	_		


- Write down which operation is mapped to which arithmetic/logic resource in which cycle
 - Obey dependencies
 - Ensure that one resource only executes one operation in a cycle
- For now, this is a manual process → often sub-optimal when you have a choice i.e. multiple adders available
 - Use as few cycles as possible
 - Look for opportunities to reuse inputs across operations

Schedule Table for poly


```
poly:
    imull    %a, %x, %reg0
    addl    %reg0, %b, %reg0
    imull    %reg0, %x, %reg0
    addl    %reg0, %c, %reg0
    movl    %reg0, %y
    ret
```

Cycle	Operators			
	add_0	$mult_0$		
0	$reg_0 + c r$	_		
1	_	$a_{-}r \cdot x_{-}r$		
2	$reg_0 + b r$	_		
3	_	$reg_0 \cdot x_{-}r$		
4	$reg_0 + c_r$	_		


- Write down which operation is mapped to which arithmetic/logic resource in which cycle
 - Obey dependencies
 - Ensure that one resource only executes one operation in a cycle
- For now, this is a manual process → often sub-optimal when you have a choice i.e. multiple adders available
 - Use as few cycles as possible
 - Look for opportunities to reuse inputs across operations



Cycle	Inputs		
	<i>i</i> ₀	i_1	
0			
1			
2			
3			
4			




Cycle	Inputs		
	$i_0 \mid i_1$		
0	_	_	
1	a₋r	x_r	
2	b_r	_	
3	_	x_r	
4	c_r	_	




Cycle	Inputs		
	i_0	i_1	
0	_	_	
1	a_r	x_r	
2	$b_{-}r$	_	
3	_	x_r	
4	c_r	_	

- $ightharpoonup i_1$ does not need a mux, as we always select x
- $ightharpoonup i_0$ never chooses x, so sufficient to use a 3-input mux.




Cycle	Inputs		
	i_0	i_1	
0	c_r	_	
1	a_r	x_r	
2	b_r	_	
3	_	x_r	
4	c_r	_	


- \triangleright i_1 does not need a mux, as we always select x
- $ightharpoonup i_0$ never chooses x, so sufficient to use a 3-input mux.



Cycle	add ₀		тι	ılt ₀
	src ₀	src_1	src ₂	<i>src</i> ₃
0				
1				
2				
3				
4				




Cycle	add_0		ті	ılt ₀
	src ₀	src_1	src ₂	src ₃
0	_	_	_	_
1	_	_	i_1	i_0
2	i ₀	reg_0	_	_
3	_	_	i_1	reg_0
4	i ₀	reg ₀	_	_



Cycle	add ₀		ті	ılt ₀
	src ₀	src_1	src ₂	<i>src</i> ₃
0	_	_	_	_
1	_	_	i_1	i_0
2	i ₀	reg_0	_	_
3	_	_	i_1	reg_0
4	i_0	reg_0	_	_


- $ightharpoonup src_0$ and src_2 do not need muxes, as we always select i_0 and i_1 respectively.
- ► src₁ always uses the feedback edge reg₀. Again no mux needed.
- ► A simple 2:1 mux is required for *src*₃ to choose between *i*₀ and *reg*₀



Cycle	add ₀		ті	ılt ₀
	src ₀	src_1	src ₂	src ₃
0	<i>i</i> ₀	reg ₀	_	_
1	_	_	i_1	i_0
2	i ₀	reg_0	_	_
3	_	_	i_1	reg_0
4	i_0	reg_0	_	_


- $ightharpoonup src_0$ and src_2 do not need muxes, as we always select i_0 and i_1 respectively.
- ► src₁ always uses the feedback edge reg₀. Again no mux needed.
- ► A simple 2:1 mux is required for src_3 to choose between i_0 and reg_0

Example poly walkthrough (Generate opcode)




Cycle	reg_0			
	ce	d		
0				
1				
2 3				
4				

Example poly walkthrough (Generate opcode)



Cycle	reg ₀				
	ce	d			
0	_	_			
1	1	$mult_0$			
2	1	add_0			
3	1	$mult_0$			
4	1	add_0			


Example poly walkthrough (Generate opcode)



Cycle	reg ₀				
	ce	d			
0	1	add_0			
1	1	$mult_0$			
2	1	add_0			
3	1	$mult_0$			
4	1	add_0			


- ce is clock enable and its important to set this correctly to avoid overwriting the register with garbage
- d is the data input that must chosen from the set of possible operator outputs

Example poly walkthrough (Generate cei)




Cycle	x_r ce d		 a_r		b_r			
	ce	d	ce	d	ce	d	ce	d
0								
1								
2								
3								
4								

Example poly walkthrough (Generate cei)



Cycle	x_r		a_r		<i>b</i> _ <i>r</i>		c_r	
	ce	d	ce	d	ce	d	ce	d
0	1	Х	1	а	1	Ь	1	С
1	0	_	0	_	0	_	0	_
2	0	_	0	_	0	_	0	_
3	0	_	0	_	0	_	0	_
4	0	_	0	_	0	_	0	_


Example poly walkthrough (Generate cei)



Cycle	x_r		a_r		b_r		c_r	
	ce	d	ce	d	ce	d	ce	d
0	1	X	1	a	1	b	1	С
1	0	_	0	_	0	_	0	_
2	0	_	0	_	0	_	0	_
3	0	_	0	_	0	_	0	_
4	1	X	1	a	1	b	1	C

- ► For input register enables, we alias cycle 0 selections forward to the last cycle.
- cei is an input clock enable and only active for one cycle at the start.
- d is the data input and just wires the datapath input

After optimization poly




Verilog for optimized poly


```
// generate fsm outputs explicitly
assign dp = count == 1 ? 2'b00 : count == 2 ? 2'b01 : 2'b10:
assign operands = count == 1 ? 1'b0 : 1'b1:
assign opcode = (count == 1 || count == 3) ? 1'b0 : 1'b1:
assign ceo = 1'b1;
assign cei = count == 0:
// imux
assign i0 = (dp == 2'b00) ? a_r : (dp == 2'b01) ? b_r : c_r;
assign i1 = x_r:
// dpmux
assign src0 = \{16\{1'b0\}, i0\};
assign src1 = v_r:
assign src2 = i1:
assign src3 = (operands == 1'b0) ? {8{1'b0}.i0} : v_r[15:0];
// arithmetic datapath
assign add0 = src0 + src1:
assign mult0 = src2 * src3:
```

```
always @(posedge clk) begin
if(rst) begin
y_r <= {24{1'b0}};
end else begin
if(ce) begin
if(copcde) begin
y_r <= mult0;
end else begin
y_r <= add0;
end
end
end
end
```


Datapath Design notation




Datapath Design notation (Crossbar View)




Datapath Design notation (No Datapath Input limits)



Datapath Design notation (No Datapath Input or Output limits)



Datapath Design notation (No Datapath Input Limits + Single Reg/Output)



Class Wrapup

- Resource sharing is a key design concept for hardware engineering
 - Sharing necessitated by limited chip capacity
 - Infrequent tasks should be allocated limited resources
- Static scheduling allows per-cycle control of hardware resources
- lackbox We are effectively doing a compilers job manually ightarrow HLS can automate this (after midterm)
- Optimization goal is to reduce the number of cycles required, cost of multiplexers, number of distinct operators