
High-Level Synthesis

HLS converts (/Ctt/System C into RTL (register transfer level) designs


- it maps data structures, operations and communication onto hardware blocks (verilog, N+DL)
- a standard synthesis tool then converts the RTL design to an FPGA bitstream or ASIC masks



combin Lut > combent

ffin

ff = flip-flop lut = look-us table -implements a boolean function



- each culumn contains -CLBs or
 - -DSP blacks on
 - -block RAM (BRAM) (dual-ported SRAM)
- FPGA may also centur: -memory interfaces (eg. DDR)
 - -I/O interfaces (og. PCIe)
 - processors

HLS can replace the traditional hw design flow traditional hw blicks state madrines/ dataflow dragrams hw designs annotated UCH RTL (manual) } __implementation synthesis (automated) SRTL (automated) Synthesiz (automated) (hu modules) pros:
- C/C++ spec, mere compact than the RTL
- quicker exploration of design alternatives
e.g. pipelining - require a rewrite in RT/ but only
takes 1 annotation in I+LS
- good at optimizing datapath
- generates interfaces automatically - not so good at optimizing control flow (e.g. complex functions)
- limitations on GC++ used
- need to understand the tool to generate an efficient design - summary: increases productivity but is a hu designer's tool, not a su designer's tool



HLS transforms a function into a hw IP block

- each nested function call generals a hw module

(unless the function is inlined)

- multiple nested calls may result in multiple instances

(parallelism)

- invoking the function is turned into triggering the

hw block (known as a "transaction")

Restrictions on C/Ctt for ItLS

- no recursion - no call stack

- instead, translate recursive the algorithms into

iterative algorithms

iterative algorithms

- avoid pointers; some simple pointer arithmetiz can be handled though

e.g. iterating enforcer a static array is obay;

manipulating dynamic linked lists and trees not clean

Ollse constant array sizes

- He HLS tool needs to determine memory size

- it size must depend on input, then declare upper bound

e.g. assert (size < CONST); (actually use compiler

directives in Vitis HLS)



2) Use constant lorg bunds - needed to determine lateray - if the # of Herations depends an input, use declare upper bund assert (k < CONST); fer (izo; ick; itt) ... - can handle single cases such as eg for (i=0; ic COWST; i++) for (jzi; jz CONST; j++) # iterations of tool) = \(\sigma \) = \(\const \) (const +1) 3) Avord branches that can't be "fluttened" - branches: if or switch, - flattening: compute both/all paths and use multiplexer
to choose the output
- difficult to Flatten if alternate paths have different latencies e.g for (izo; il const; itt)
if (ati] <0) else same latercy, therefore alist = alis;



if (a < 0)
for (i=0; i < CONST 1; i++)
for (i);
else

for (i=0; i< CONST2; i+t)

A oof(i);

- this block's latery is variable which makes the


RTL hard to optimize


- can be use but may have pour performance

e3 topkerel (Type1 in, Type2 & inout) &

Type3 ant; return out;

start transaction, signal end
e.s. - control uptrons: 1) implicit: transaction starts when inputs ready
(2) signalling: were connected to other black
(3) bus slave: block has memory-mapped control
registers accessed by the processor (sw)
- end of transaction is communicated to sw
by polling or interrupts





ITLS continued



- hardware is inherently parallel

- types of parallelism (from the application)

a) instruction level (datapath)

b) data beiel (loops)

c) transaction level (data lan)

IHLS need gurdance IHLS /

Instruction Level Parallelism

(1) Central Flow Graph (CFG)
- nodes are masic blocks
- masic block:


-has I entry point (typ)
- has I branch (buttom)

a=0; C=0; x= rand(); if(x>0)loop: a += x; else

> a-2x; if (c < Const) atgots loop; F
> printf ("7.d; a); 6


- function calls are treated as basic blocks

8 9 9 1 8 F



2) Partablem Graph (DFG)
- there is 1 DFG per basic block
- DFG represents data dependencies between operations

c.g. int a, b, c, d; const int CONST; int tmp2 = a*b; int tmp2 = b*c; int res = tmp1 + CONST + (tmp2 >> d);




-registers are inserted in the DFG to shorten critical path length (create clocked stages)


- datopath design steps:

a) scheduling - assign gerations to stages (clock cycles)

b) mapping - assign gerations to components

eg assume that *, +, >> all take I agele





- the multipleters are tests cost liess area than a second adder

- they add a little latency but are probably not on the critical path (multiplier is likely slower than a multiplexer t adder)

- to save hw area we could reuse I multiplier with a longer schedule (4 cycles)


Branch Flattening

e.g. BBI $\{if(a < a)\}$ BBI b = 2; convert to selection

BB3 b = a; nucle


BBY $\{if(a < a)\}$

- can't optimize across busic block bundaries



stattered DFG Aw i'ngslementation

- branch startening turns control flow into dataflow - as a result the code above can be optimized as I basic block
- try to structure branches so that they calculate values to be assigned to a variable allows flattening which is important for achieving good performance



loop-carried dependencies (current iteration depends on previous iterations) increases the initialization interval (II) int aLNS; -assumptions: - atts & StI are assigned tmp is assigned to a reg. ld, st, *, + are all 11=1 latercy = NXII + L-II

- Flattering nested loops

e.g. for (j=0; j < J; j++)

for(k=0; k<K; k++)

BB; //ength=L

- inner loop latency = J*II + L-II K*II + L-II
- overall latency = K*(J*II + L-II) J*(K*II + L-II)

- flattened loop:

for (jk = 0; jk < J*K; jk++) {


calc j,k+; eg. k= kg. 7 K; j= jk/K;

BB;
}

- the many k of the next iteration can be calculated in parallel with BB, so \$\(L=0 \)
- increuses area cost

loop latency = J*K*II + L-II

- ItLS compiler flatters nested loops automatically when pipelining



- if loops are not "perfectly nested", then it must be transformed before flattening for (jzo; j< J; j++) { for (j=0; j<J; j++) {
for (k=0; k<K; k++) {
if (k=0) BB1; for (k=0; kcK; k++) =>
BB2;

-if BBI and BB2 are independent and LBBI = LBB2) then BBI and BB2 can be executed in parallel -increases hw cost - HLS compiler tries to do this too

2) Loop Unvilling

e.g for (i=0; i<N; i++)
BB; /L=2, unrull factor M=3
(assuming no loop-carried dependences)

stage' stage

L		. Siage		
0	SI	52		
92	51	52		
2	51	52		
3			51	52
4			51	52
5		183	51	52
cycle -			1	1
		Z	3	Ч

latercy = [N/M] * L -increases area cost M times

Loop Unorolling and Pipelining

l				
G	51	92		
	51	52		
2	51	52		
3		51	52	
a H		51	52	
5	*	51	52	
cycle -		-	7	+
1	(2	3	

lateray = [N/M]*II + L-II

-unrolling requires more interface memory bardwidth



	(月
Partitrung	
- partition an array into M subarrays - each sub-arrays is in a different numary/interface	
- cyclic partitioning: M=3	<u> </u>
ρο ρι ρ2 ρο ρι ρ2 ρο ρι ρ2 ρθ= partition 0	
- Use if at the other angula accesses are sequential	
- block partitions: M=3	
ato3 ati3 ati3 ati3 ati3 ati3 ati3 ati3 ati	
atos ayargaral aresistation of boz block of - use of original accesses are striding	
-either way creates M memories/interfaces x sizeof(al	(1)
1 1	
Striday mil	1

array 135145; for (i=0; i=3; i++) ati3[0]=x;

Reshaping				
' //	/ ,			
- creats one	memory/inter	face x siz	reof(ali3)*In	1
- creates one in-	BRAM W	of the max in	deface wodth	
Matrices				20
- specify dimen	is run on part	from y reshapm	7	
- specif dimen	2	0 /	,	
dm 2				
Curi C				-
d 20. 1 . 14	_ 2	1 1 11-2	J. 4. N-2	J. 9. M-2
din1: M	-7	lond: M=2	dim 1: M=3,	cum 2 11722

		1
(20	

Transaction Level Parallelism (data flow parallelism)
es vord typlevel(in) { modules; //L1 - Function call on loop
module 2; // L2 module 3; // L3 - pipelined transactions
module 1 module 3 module 1 module 3 L3
- typlevel latercy = L1 + L2 + L3
- interval = max(L1, L2, L3) -dues u't improve the typlovel latency but does improve typlevel through
es. 24 fps

Matrix Multiplication Example

R = A * B

IND INK KND, - I =

8-5/f signed ints - US

PA - J= J=K=64 - use streaming interfaces for each matrix - target: Xilinx Ultra Scalet typedet into t a.b.t; typedet intlot r.t; Product: rci]cj] += aci]ck] * bck][j]; - note that matrices are stored in now-major order - this circle can't be synthesized: streaming interface requires segmentral accesses -access patterns

-repeat each row

- repeat whole months I times

-repeats each element K times

input

input

input auput

- first salutron - make local cypies of A, B, R (in BRAM)

Learn > Lecture > Itandants > matrix Handowt

Solution 1: local copies of each matrix

```
void multiply(a_b_t a[I][K], a_b_t b[J][K], r_t r[I][J]) {
(#pragma HLS INTERFACE axis register both port=r
 #pragma HLS INTERFACE axis register both port=b
 #pragma HLS INTERFACE axis register both port=a
     a_b_t atmp[I][K], btmp [K][J]; { beal copies
     r_t rtmp[I][J];
 Row_a_copy: for(int i=0; i<I; i++)
     Col_a_copy: for(int k=0; k<K; k++)</pre>
                      atmp[i][k] = a[i][k];
                                                                     syn thesizable
 Row_b_copy: for(int k=0; k<K; k++)</pre>
     Col_b_copy: for(int j=0; j<J; j++)</pre>
                      btmp[k][j] = b[k][j];
 Row: for(int i=0; i<I; i++)
     Col: for(int j=0; j<J; j++) {
    rtmp[i][j] = 0;</pre>
              Product: for(int k=0; k<K; k++)</pre>
                            rtmp[i][j] += atmp[i][k] * btmp[k][j];
 Row_res_copy: for(int i=0; i<I; i++)</pre>
                                                 output r
     Col res copy: for(int j=0; j<J; j++)
                         r[i][j] = rtmp[i][j];
```

multiply:

	Latency		Inte		
-	min	max	min	max	Туре
	553476	553476	553476	553476	none

loops:

latercy = trop count x iteration latercy

F-		-					
	Late	ency		Initiation Interval		-	
Loop Name	min max		Iteration Latency	achieved	target	Trip Count	Pipelined
- Row_a_copy	4224	4224	▶2 66	-	_	64	no
+ Col_a_copy	64	64	1	, _	-	64	no
- Row_b_copy	4224	4224	66	-		64	no
+ Col_b_copy	64	64_	1	· -	-	64	no
- Row	532608	532608	<i>₽</i> 8322	-	-	64	no
+ Col .	8320	8320	130	-	-	64	no-
++ Product	128	128_	2	_	-	64 .	no
- Row_res_copy	12416	12416	12=7 194	-	-	64	· no
+ Col_res_copy	192	192	3	-	-	64	no

Solution 2: pipeline all innermost loops

```
void multiply(a_b_t a[I][K], a_b_t b[J][K], r_t r[I][J]) {
#pragma HLS INTERFACE axis register both port=r
#pragma HLS INTERFACE axis register both port=b
#pragma HLS INTERFACE axis register both port=a
    a b t atmp[I][K], btmp [K][J];
    r_t rtmp[I][J];
Row a copy: for(int i=0; i<I; i++)
    Col a copy: for(int k=0; k<K; k++)
                    #pragma HLS PIPELINE
                    atmp[i][k] = a[i][k];
Row_b_copy: for(int k=0; k<K; k++)
    Col_b_copy: for(int j=0; j<J; j++)</pre>
                    #pragma HLS PIPELINE
                    btmp[k][j] = b[k][j];
Row: for(int i=0; i<I; i++)
    Col: for(int j=0; j<J; j++) {
            rtmp[i][j] = 0;
            Product: for(int k=0; k<K; k++)
                          #pragma HLS PIPELINE
                          rtmp[i][j] += atmp[t][k] * btmp[k][j];
Row res copy: for(int i=0; i<I; i++)
    Col_res_copy: for(int j=0; j<J; j++)</pre>
                      #pragma HLS PIPELINE
                       r[i][j] = rtmp[i][j];
```

multiply:

	Latency		Inte		
-	min max		min	max	Туре
in the same of	548872	548872	548872	548872	none

loops:

Ø	Latency			Initiation Interval			
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
- Row_a_copy_Col_a_copy	4096	4096	1	1	1	4096	yes
- Row_b_copy_Col_b_copy	4096	4096	1	- 1	1	4096	yes
- Row_Col	536576	536576	131	-	-	4096	no
+ Product	128	128	2	2	1	64	yes
- Row_res_copy_Col_res_copy	4097	4097	(3)	1	1	4096	yeş

- loops automatically flattened (saves 2 cycles)

- can't pipeline Product due to dependency

lateray = NxII + L-II = 4096 +1 + (3-1) = 4098

Solution 7: can't unroll Product loop because of a RAW (read after write) dependency on rtmp[i]T;] rd atmpti, k+17-rd stmptk+1, j? rd rtmpti, j? rd atmpli,k] rd rtmpli,j] wr top [is i] wr tmplijis egister to accumulate value for rlistis acc=0 rd atmpli, 0]rd btmpto, j]rd atmpti, 1] +mplinj] rd btmp [1, j rd atapli, K-13. rd btmp[K1, j]

```
Solution 3: temporary register
```

multiply:

Late	ency	Inte			
min max		min	max	Туре	
274441	274441	274441	274441	none	

loops:

	Late	ency		Initiation Interval			
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
- Row_a_copy_Col_a_copy	4096	4096	1	4	1	4096	yes
- Row_b_copy_Col_b_copy	4096	4096	1	1.	. 1	4096	yes
- Row_Col_Product	262144	262144	. 2.	.1	1	262144	yes
- Row_res_copy_Col_res_copy	4097	4097	3	1	1	4096	yes

64×64×64=262144 I J K

Solution 4: unroll the froduct loop

- each iteration of Product requires I read of At and I read of B** (atro) (to botrop)
- Councilling will require more parallel reads of A and B and hence will require partitioning or reshaping our objective: determine the maximum unroll factor such that BRAM usage doesn't horease over Solution 3
- -BRAMS: 18 kbits, 1-tv-18 bit width, dual-ported (we could unroll with M=2 without partitioning or reshaping due to the dual-ported memory)

- existing BRAM usage: Size of A or B = 64 × 64 × 8 bits = 32 kbits [32 kbit/18 kbit] = 2

Size of R = 64 ×64× 16 bits = 64 kbits [64 kbit/18 kbit]=4

- Subutron 3 uses 2 BRAMS of width 8 for each of A and B and 4 BRAMS of width 16 for R



- try reshaping with factor of 4

-width of A on B = 8 bits × 4 = 32 bits

[32 bit / 18 bit] = 2 BRAM (to read 32 bits pergele)

1	1	192	U.			
Ē	ato,07—	-atas]	-no extra BRAMS required			
A	ato,43 -	atu,7]	required			
1						

-wrdth of R=165H3 x 4= -no need to reshape R

- try restaping with factor of 8
- the number of BRAMs for A and B must double to allow 64 bit reads (per cycle)

- try restants partitioning with factor of 4
- this requires I memon (BBBRAM) per partition, so
4 BRAMs for each of A and B

- therefore, use reshape factor of 4
- this allows 8 reads of A and of B per cycle
because they are dual-parted

```
Solution 4: unroll M=8
```

```
void multiply(a b t a[I][K], a b t b[J][K], r t r[I][J]) {
    #pragma HLS INTERFACE axis register both port=a

a_b_t atmp[I][K] html
  ( a_b_t atmp[I][K], btmp [K][J];
    #pragma HLS ARRAY RESHAPE variable=atmp cyclic factor=4 dim=2
   #pragma HLS ARRAY_RESHAPE variable=btmp cyclic factor=4 dim=1
    r t rtmp[I][J];
    // copy A, copy B
Row: for(int i=0; i<I; i++)
    Col: for(int j=0; j<J; j++) {
         r t acc = 0;
        Product: for(int k=0; k<K; k++)</pre>
             #pragma HLS PIPELINE
             #pragma HLS UNROLL factor=8
             acc += atmp[i][\underline{k}] * btmp[\underline{k}][j];
         rtmp[i][j] = acc;
    }
    // copy R
```

multiply:

Parameter Street	Late	ncy	Inte		
	min	max	min	max	Туре
	57352	57352	57352	57352	none

loops:


	Latency		- ,	Initiation Interval			
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
- Row_a_copy_Col_a_copy	4096	4096	4	4	1	1024	yes
- Row_b_copy_Col_b_copy	4096	4096	1	. 1	1	4096	. yes
- Row_Col	45056	45056	, 3 > 11	•	_	4096	(no
+ Product	8	8 .	2	1	1	(3)	yes
- Row_res_copy_Col_res_copy	4097	4097	3	1	1	4096	yes

KE 64/8

Runc Col laterey = 4096 tryps x 11 cycletrys = 45056 (Ideally A would be 4096 x 8 = 32 768)



Solutron 5 - Further unruling (eg. M=16) would require more parallel reads of A and B, leading to extra BRAM usage - instead we can model the algorithm to reduce repeated reads - A and B are each 64×64 = 4k elements - each element is read 64 times: 256k reads for A and for B - we could completely unroll the Row loop body - would result in reading a ran of A at atome - would require 64×8 bits = 512 FF - but all of B still gets read every iteration - we could unorall Row Col Prox - use a let of functional units - would require 64×64×8=32k FF for each of A and B Tiling



-multiply by tiles now

eg. Roo = Aou × Boo + Aoi × Bio + Ao2 × B20,

each of these the multiplies is a matrix multiplication which will be completely unrull

TI=TK=TJ=8

```
void multiply(a_b_t a[I][K], a_b_t b[J][K], r_t r[I][J]) {
    #pragma HLS INTERFACE axis register both port=r
    #pragma HLS INTERFACE axis register both port=b
    #pragma HLS INTERFACE axis register both port=a
    a_b_t atmp[I][K], btmp [K][J];
    #pragma HLS ARRAY RESHAPE variable=atmp cyclic factor=4 dim=2
    #pragma HLS ARRAY RESHAPE variable=btmp cyclic factor=4 dim=2
    r t rtmp[I][J];
    #pragma HLS ARRAY RESHAPE variable=rtmp cyclic factor=4 dim=2
    // copy A, copy B the row index
                                           the col index
TileRow: for(int ii=0; ii<I/TI; ii++)
    TileCol: for(int jj=0; jj<J/TJ; jj++)</pre>
        TileProduct: for(int kk=0; kk<K/TK; kk++)
            Row: for (int i=0; i<TI; i++)
                Col: for(int j=0; j<TJ; j++) {
   r_t acc = (kk == 0) ? 0 : rtmp[ii*TI + i][jj*TJ + j];</pre>
                    Product: for(int k=0; k<TK; k++)
                         acc += atmp[ii*TI + i][kk*TK + k] *
                                btmp[kk*TK + k][jj*TJ + j];
                     rtmp[ii*TI + i][jj*TJ + j] = acc;
                }
    // copy R
```

multiply:

Late	ency	Inte		
min	max	min	max	Typė
20489	20489	20489	20489	none

-restage with factor 4

=> read 8 elements per cycle

-read 64 elements from A & B: 8 cycles

-tmp: 64 reads +64 writes)/8 = 16 cycles

loops:

	Latency			Initiation Interval			
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
- Row_a_copy_Col_a_copy	4096	4096	4	4	1	1024	yes
- Row_b_copy_Col_b_copy	4096	4096	4	4	1	1024	yes
- TileRow_TileCol_TileProduct	8192	8192	16	16	1	(512)	yes
- Row_res_copy_Col_res_copy	4097	4097	6	4	1	1024	yes

8 ×8×8 (tiles)

	-
tiling analysis	
Tiling analysis -#Utiles per dimension = I/TI, J/TJ, K/TK - before tiling (solution 4) # reads of A = I × J × K - after tiling & unrolling, # reads of A = (I/TI × J/TJ × K/TK) × (TI × TK) # of tiles read elements per tile	
- before Hling (solution 4) # reads of A = I x J x K	
- after tilings unolling, treads of A	
= (I/TI × J/TJ × K/TK) × (TI × TK)	
# of tites read elements per tite	
- reduced reads of A by factor IV	
- reduced reads of A by factor TJ - analysis is similar for B	
Sodution 6: dataflen parallelism (transaction level) Lan invocation of the typ-les module	
Lan invocation of the typ-les	ve
module	
4096 4096 S192 4097 copy A copy B multiply copy R copy A copy B multiply copy R - see Switten 6 handout	
capy A capy B Multiply capy K	
Copy A Copy B Multiply Copy R	
can () the () the	
-see Sunton 6 handout	
- Since the A and B dimensions are the same, we could have	
Carl A and can B	
er for (= 0: (7 44. (+ +)	
for (=0: (/(4: (++) }	
cypy A and cypy B e.f. for (r=0; r<64; r++) for (c=0; c<64; c++) { # pragma HLS PIPELINE atmp [r][c] = a[r][c]; btmp [r][c] = b[r][c];	
atmatatict = atratict;	
btm/r7/c7=bcr7/c7	
- would reduce transaction latency (by 4096) but	
- would reduce transaction latency (by 4096) but not the initiation interval (= 8192)	

Solution 6: Dataflow

```
void multiply(a_b_t a[I][K], a_b_t b[J][K], r_t r[I][J]) {
    #pragma HLS INTERFACE axis register both port=r
    #pragma HLS INTERFACE axis register both port=b
    #pragma HLS INTERFACE axis register both port=a

    #pragma HLS DATAFLOW
    ...tiling solution...
}
```

Summary

Solution BRAM Interval Clock DSP FF LUT Period ns 1 8 553,476 3.770 1 264 695 2 548,872 5.007 8 274 918 3 274,441 1 8 5.007 1052 285 4 57,352 6.466 8 4 332 1581 5 20,489 7.733 8 320 7,955 13,579 8,751 6 8 8,195 8.586 320 13,672

results are estimates – not synthesized
unrolling M=8 performs 8 multiplications in parallel
tiling performs 8x8x8=512 multiplications in parallel

extra FFs to hold stage outputs

each ASP can do 2 multyplies