Processing Elements

Kvad mas:

- models of computation (system spec.)

- KPN, SDF, State Charts

- performance estimation (system design and validation)

- System C

- system architecture (system design) -> PEs, Memory, On-chip interconnect

PE taxonomy

1) IP instructorn processors -execute program according to the ISA

1) HW accelerators
- execute une (or more) fixed functions

(3) HW Cyprocessors - extends ISP

Instruction Processors Types

(1) Cereral Purpose

- designed for a variety of Uses

- measured against benchmarks

e.g. SPEC CPU2017 (sequential) www. spec.org

ex PARSEC (parallel) cs. princeton.edu

eg. EEMBC (embedded) www.eembc.org

(2) Application-Specific

- DSP: digital siznal processors

- GAL: image processing / numerical computing

Instruction Processor Performance
- improve performance by increasing:
-clock rate
- instruction parallelism

(1) increasing clark rate:
option i) increase voltage
- clark frequency is roughly linear wirit, voltage
- dynanic (switching) power: P=CV2f
Lof transisters & wires

=> switching power of f3
- challenges: distributing power, removing heat

option ii) o	leeper sixeli	re			
- deeper populine => shorter stages => faster clock					
without increasing voltage					
option ii) deeper pipeline - deeper pipeline => shorter stages => faster clock without increasing voltage - need good branch prediction and out-of-order execution => consume power - pipeline depths (2000) (2019)					
execution, => consume power					
- pipeline	depths				
			(2010)	(2019)	
ARM 7 (1993)	ARM II (2002)	Cortex A9 (2007.) Cortex ALS (wtex ATT	
3	8	8	15	(3)	
Pentium (1993)	Pentium 3 (1999)	Pentium 4	Core (2006)	Atom	
3 Pentium (1993) 5	lo	20-31	14-19	12-14	
2.8		hit the pour	rer wall"		
		/			
2) increasing inst	nuturn paralle	dism			
option i) si	yperscalar dat	apath	0/.///		
2) increasing instruction parallelism option i) superscalar datapath - fetch, decode, dispatch, execute, commit 2/4/6/8 inst.					
per cycle					
- extracts instruction-level parallelism (ILP) from a thread of execution (transparent to the software)					
thread of	execution (tra	insparent to the	software)	11	
- decode w	raths:				
ARM II	Contex A9	Rortex A15	Cortex A77	11	
1 (sedan)	2	3 1 1 M/	7		
Pentium	Core	Apple MI	IBM Pove		
2	7	8	δ		

4
utory to
I, I, F,
er unit unit unit churt
vallelism) ers, PC,
erformance

option i) VLIW - very long instruction word - compiler specifies ILP by hundling opera-execute together - simplifies dontrol logic thst-3 mstrl inst-2 MM MII Izintes Fif.p. B=ban - VLIW processurs: DSP3 (TM5320) Intanium (Intel IA-64 arch.) Nirdia Bluefield-2 accelators Qualconn Hexagon DSP - single core has state for 2+ threads (register status register) - the threads share the functional units - before willization of resources - not popular in embedd systems - thread popular in other threads on the core - multiprocessing (program-level parallelism - use multiple PEs - memory /interconnect can be a bothereck



DSP Digital Signal Processors

- processors optimised for sequentral math operations on streaming data
e.g. TI TMS 320 (1983-present)

- fixed-point and floating point variants
e.g. Qualcomin Hesagon (2009-present)

- 1/116/ - VLIW
- was fixed-point, now floatmy-point
- in Qualcomn Snapdragon So C (CM, DSP, GPU, GPS,
cellular radio, NPC, image - teatures: - multiply accumulate: MACa Ri, R; ; Ra = Ra + Ri * Rj - circular address registers - increment module defined buffer size - single loop instruction RPT i - loop next instruction i times



floats *inputs = SOME_BUFFER, coeff[LARGE_VALUE] = CONSTANTS
res = 0; int ii = START_VALUE; instral index mto circular input buffer for (int c=0; c< LARGE_VALUE; c+1) res += input[(ii+c)% LARGE_VALUE] * coeff[c];
int ii = START_VALUE; instral index into circular input buffer
for (mt c=0; c< LARGE VALUE; c++)_
res += input (ii+c) % LARGE VAILUE * coeff Lc];

and a second	1	
cocular huffer	mout	
index to SMOV ReaO, STARTVALUE index index injut MOV ResO, LARGE_VALUE circ. buff. size	Xits	
Mov ResO, LARGE_VALUE are buff. size		
DE MOV. Real, O		
2 Mar RCB1, LARGE VALUE		
ocaun ¿NOV Ra, O	×i	
	Xim	
RPT LARGE VALUE	× it-2	
MACa inputs [Rea 0 H], coeff [RealH]	k.13	
STR res. Ra 1	xin	

I instr. loop

vs multiple instructions on
a general purpose processor

				(3)
GPG	PU: General Purpose G PUS can do thousands	PU Program	miny top	500, org
- 6	PUS, can do thousands	of flooding-	boint operations.	in
- 96	Open CL - open (AMD)			
0	" CUDA - proprietary	Nordia)		
	Open CL - open (AMD)	, IBM, Intel,	Nordray Qualcon	mj.n)
*			·	
- ge	eneriz harduare model	V		
Y_	GPU		8 4	
	multiprocessing		multiprocosser	
		380	100	=
	shared memory			
	Trees 1	inch	***	+ = +
	proc. proc.	instr. unit	17	
	177			
	caches]		
,				
4				
	deure memo	ry (DRAM)	

-programming model	
- programming model - threads	- execules an instance of a
	- unique threadid
- blocks SSSS	- set of threads executing the same code
	- unique block ids
eq or e up &	- blocks can be multi-
	dimensional (x,y,z)
-grid block block	- array of blecks running same kernel - can be multi-dimensional
	- can be multi-dimensional (x, y, z)
- execution midel	
- blocks get assigned to a	multiprocessors in warps of (32,64) ms in lockstep atron for conditional execution
executing the instruction	ns in lockstep
eg. var =0; if(condition)	mov. 532 var, o setp p, condition
var=1;	setp p, condition ap mov. s 32 var, 1 alp mov. s 32 var, 2
var = 2)	~ · · · · · · · · · · · · · · · · · · ·

Hardents > cuda Saxpy

CUDA SAXPY Example



Source: https://devblogs.nvidia.com/easy-introduction-cuda-c-and-c/

```
SAXPY: Single-precision A * X Plus Y
   #include <stdio.h>

_global_
void saxpy(int n, float a, float *x, float *y)
                                                        e "kernel"
      int i = blockIdx.x*blockDim_x + threadIdx.x;
      if (i < n) y[i] = a*x[i] + y[i];
                         IM
    int main(void)
     cudaMalloc(&d_x, N*sizeof(float));
cudaMalloc(&d_x, N*sizeof(float));
      cudaMalloc(&d_x, N*sizeof(float)); - device
      for (int i = 0; i < N; i++) {
x[i] = 1.0f;
x[i] = 0
        y[i] = 2.0f;
      saxpy <<< (N+255)/256, 256>>> (N, 2.0f, dx, dy);
# blocks = [N/block size] - block size
      cudaMemcpy(y, d_y, N*sizeof(float), cudaMemcpyDeviceToHost); _ cyny result

float maxError = 0.0f;

for (int i = 0; i < N; i++)

maxError = max(maxError = shs/reliable 0.5))

CPU
        maxError = max(maxError, abs(y[i]-4.0f));
      printf("Max error: %f\n", maxError);
      cudaFree(d_x); - free device mem. cudaFree(d_y); free(x); - free cpu memory
```

A SIP: Application-Specific Instruction-Set Processor

Types:

- configurable architecture

eg. vary #/type of functional units

ey. configure memory system (eq. Nios II
MMU is aptomal; Caches are aptomal)

- ISA aptomization (Instruction Set Architecture)

eg. add custom instructions e.g. CRC instructional

ey. remove unused functions instructions

- tools generate RTL and configure compilers

- Nios II (user-defined instructions)

(soft care Gu)

A Result

- up to 256 custom instructions
- software macros are used to invoke it
eg. int y = ALT_CI_CRC(x);

- Xtensa (synthesized instructions)

e.g.; use generator; regfile (name => "L", - spewby a
; generator: regfile (name => "L", - spewby a
cname => "long 128", reg-file
sname => "s",
width => 128);

opcode add 128 opcode add128
add128 {assign sr = st + ss};

- given the above, the processor generator generales

ORTL, testherch, etc.

- the RTL is automatically pipelined

- also generates processor, populine methods

(hazard detection and stalling) and result


by pass logic (data forwarding)

- to use the above in C: int man () { long128 src1[N]=, src2[N], dst[N]; fur(intizo; i=N; i++) dst[i]=add128(src1[i], sr2[i]); Instruction Set Synthesi's 1) extract CFG for the application 2) analyze the DFG of each horse block and extract "cuts" (synthesized instructions) (3) estimate area and clock cycles for each out (9) evaluate application speedup (5) pirk the best set of cuts based on constraints (area) eg. hasir bluk


M3: 3 inputs, 1 contract

MI: 6 inputs, 3 outputs

might not be feasible based on reg file ports



- illegal: can't be done in




CFG (application)

$$N_c = 10$$
 $T_{sw} = 56.$ $T_{Hw} = 2$

$$S = \frac{120 \text{ grdes}}{(120 - 10(5 - 2))} = \frac{120}{90} \ge 1.33$$

- choose a set of cuts that
maximizes total speedup while
staying within area constraints
and register file limitations

Handouts > instr Synth



Atasu, Pozzi, Ienne. Automatic Application-Specific Instruction-Set Extensions under Microarchitectural Constraints, Proceedings 40th Design Automation Conference, 2003.

adpcm example to mat

- SEL is a selector node for conditional execution
- can execute M3 and M2 in parallel
- M0 is executed multiple times but it is small and have a lot of inputs
- M1 is a 16x3-bit multiply with 2 inputs/1 output
- depending on hardware
 M1, M2, or M3 provide
 better speedup

Input/Output Multiplexing

if #inputs/outputs > register file ports

use mux/demux – takes multiple cycles

