# Synthesis Examples (A top-down approach)

Nachiket Kapre
nachiket@uwaterloo.ca



### Outline

- ► NVIDIA's Tensor Cores
- ► Google's Tensor Processing Unit

### **NVIDIA** Tensor Cores


- Machine learning and AI workloads are rich in matrix arithmetic
- ▶ NVIDIA added a custom hardware unit to their GPUs called **Tensor Core**
- ► Each core can perform a 4×4 matrix-matrix multiplication on floating-point numbers along with a matrix-matrix addition



Figure: NVIDIA Volta V100 GPU!

https://www.nvidia.com/en-us/data-center/tesla-v100/

## Matrix-Matrix Multiplication and Matrix Addition




- Formula:  $D = A \cdot B + C$
- Code:

```
for(int i=0;i<4;i++) {
   for(int j=0;j<4;j++) {
      D[i,j] = C[i,j];
      for(int k=0;k<4;k++) {
        D[i,j] += A[i,k] * B[k,j];
      }
   }
}</pre>
```


- ightharpoonup Example  $d_{00} = c_{00} + \sum_{k=0}^{k=3} (a_{0k} \cdot b_{k0})$

# Parallel Computation of $d_{00}$



- - **Each** product  $a_{ik} \cdot b_{ki}$  can be computed in parallel
  - The sums can be added in parallel → associative and commutative properties of integers!
    - $\rightarrow$  a+b=b+a, a+b+c = (a+b) + c = (a+c) + b = (b+c) +a
- NVIDIA GPU operates using floating-point numbers → associativity is **not** valid for floating-point numbers
  - NVIDIA thinks its fine/optional → ML/AI computations are probably OK with this relaxation of requirement


### RTL Code for Dot Product block



```
module dot_prod

(input shortreal a0,
input shortreal a2,
input shortreal a3,
input shortreal b0,
input shortreal b1,
input shortreal b2,
input shortreal b3,
input real c,
output real d
);
```

### RTL Code for Dot Product block



```
shortreal d1;
shortreal d2;
assign d1 = a0*b0 + a1*b1;
assign d2 = a2*b2 + a3*b3;
assign d = (d1 + d2) + c;
```

### Parallel Computation of D

- $\triangleright$  Each  $d_{ii}$  can be computed completely independent!
  - No loop dependency in the i, j loops
- ► Final tallv
  - ightharpoonup 64 multipliers ightharpoonup FP16 floating-point format (16-bit)
  - ▶ 48 adders → FP32 floating-point format (32-bit)
  - C and D can either be FP16 or FP32

### RTL Code for Tensor Core

```
module tensor_core (
  input shortreal a [0:3][0:3],
  input shortreal b [0:3][0:3],
  input real c [0:3][0:3],
  output real d [0:3][0:3]
);
```

### RTL Code for Tensor Core

```
genvar i,j;
generate
for (i=0; i<=3; i=i+1) begin : row
  for (j=0; j<=3; j=j+1) begin : col
    dot_prod
    dot_prod_inst (
      .a0 (a[i][0])
      ..a1 (a[i][1])
     ,.a2 (a[i][2])
     ..a3 (a[i][3])
   ,.b0 (b[0][j])
     ,.b1 (b[1][j])
     ..b2 (b[2][i])
      ..b3 (b[3][j])
      ..c (c[i][j])
      ..d (d[i][j]));
  end
end
endgenerate
```

## Testbench Design

```
for (i=0; i<=3; i=i+1) begin : row_i
for (j=0; j<=3; j=j+1) begin : col_i</pre>
 a[i][i] \le 1.0;
 b[i][j] \ll 1.0;
 c[i][i] \le 1.0:
end
end
$write("d=[");
for (i=0; i<=3; i=i+1) begin : row_d
$write("\n"):
for (j=0; j<=3; j=j+1) begin : col_d
 $write("%f ".d[i][i]):
end
end
```

- The tb initial contains loops that assign test inputs to a, b andc matrices.
- After a 1 ns wait, we print out the resulting matrix d.
- Notice the for loop constructs here are different from those used to generate the dot product units!
- This code will simulate, but not synthesize as real types are not synthesis-compatible as of now.

# Google Tensor Processing Unit

- Google getting into hardware design. Three spins of TPU already!
- ightharpoonup TPU is a specialized chip for AI ightharpoonup matrix-matrix/tensor operations
- Key Idea: Systolic design
  - Lots of simple parallel computational units
  - Data movement strictly localized to immediate neighbours
- ► Tightly coupled with TensorFlow (programming APIs)
- ▶ \$1–3 USD per TPU per hour (as of today!)




Figure: TPU v3 device → liquid cooled!

https://cloud.google.com/tpu/

## **TPU History**

- ► First generation
  - ightharpoonup 64K 8-bit multiply-add operations @700 MHz ightharpoonup 44 Tops/s
- Second generation
  - $\blacktriangleright$  32K 32-bit (and single-precision float) multiply-add operations @700 MHz  $\rightarrow$  45 TFLOPS (float)
- ► Third generation
  - Not a lot of details  $\rightarrow 2 \times$  better than TPU v2
- Fourth generation
  - ightharpoonup ightarrow 2× better than TPU v3 + Optical switching



## Systolic Array (Step-by-step Matrix Multiply) multadd multadd multadd multadd **a**00 multadd multadd

### Systolic Array (Step-by-step Matrix Multiply) multadd multadd multadd multadd **a**00 a<sub>01</sub> $b_{00}$ multadd multadd multadd multadd $a_{10}$ multadd multadd multadd multadd multadd multadd multadd multadd


### Systolic Array (Step-by-step Matrix Multiply) $b_{02}$ multadd multadd multadd multadd *a*<sub>02</sub> a<sub>01</sub> **a**00 $b_{10}$ $b_{01}$ multadd multadd multadd multadd $a_{11}$ **a**10 b<sub>00</sub> multadd multadd multadd multadd **a**20 multadd multadd multadd multadd


### Systolic Array (Step-by-step Matrix Multiply) $b_{03}$ $b_{12}$ multadd multadd multadd multadd **a**02 **a**03 a<sub>01</sub> **a**00 $b_{20}$ $b_{11}$ $b_{02}$ multadd multadd multadd multadd $a_{12}$ $a_{11}$ $a_{10}$ $b_{10}$ $b_{01}$ multadd multadd multadd multadd **a**21 **a**20 b<sub>00</sub> multadd multadd multadd multadd **a**30


### Systolic Array (Step-by-step Matrix Multiply) $b_{13}$ $b_{22}$ multadd multadd multadd multadd **a**03 **a**02 a<sub>01</sub> b<sub>30</sub> $b_{21}$ $b_{12}$ $b_{03}$ multadd multadd multadd multadd a<sub>13</sub> $a_{12}$ $a_{11}$ $a_{10}$ b<sub>20</sub> $b_{11}$ $b_{02}$ multadd multadd multadd multadd **a**22 *a*<sub>21</sub> **a**20 $b_{10}$ $b_{01}$ multadd multadd multadd multadd a<sub>31</sub> **a**30


#### Systolic Array (Step-by-step Matrix Multiply) $b_{23}$ $b_{32}$ multadd multadd multadd multadd $d_{00}$ *a*<sub>03</sub> a<sub>02</sub> $b_{31}$ $b_{22}$ $b_{13}$ multadd multadd multadd multadd $a_{13}$ **a**12 $a_{11}$ b<sub>30</sub> $b_{21}$ $b_{12}$ b<sub>03</sub> multadd multadd multadd multadd **a**23 **a**22 *a*<sub>21</sub> **a**20 $b_{20}$ $b_{11}$ $b_{02}$ multadd multadd multadd multadd **a**32 **a**31 **a**30


### Systolic Array (Step-by-step Matrix Multiply) $b_{33}$ multadd multadd multadd multadd $d_{01}$ a<sub>03</sub> b<sub>32</sub> $b_{23}$ multadd multadd multadd multadd $d_{10}$ *a*13 $a_{12}$ b<sub>31</sub> b<sub>22</sub> $b_{13}$ multadd multadd multadd multadd **a**23 **a**22 a<sub>21</sub> b<sub>30</sub> $b_{21}$ $b_{12}$ b<sub>03</sub> multadd multadd multadd multadd **a**33 **a**32 **a**31 a<sub>30</sub>













# Matrix-Matrix Multiplication on Systolic Array

- ► Send B matrix along column, and A matrix along rows of a 2D array
- Each step along the way, the compute block performs a small multiply-add operation
- ▶ Data movement is co-ordinated to ensure correct data arrives at correct compute block in the correct time!
- ightharpoonup All data movement is local ightharpoonup hardware design is super easy!
- In the end, final product D is available in every compute block o result must be read out (not shown)


# The multadd Building Block





- ▶ The multadd block is a simple 8b×8b multiplier followed by a 32b accumulator
- All communication in the chip is strictly local  $\rightarrow$  nearest neighbour  $\rightarrow$  no long wires!
  - Matrix elements streamed into systolic core from top+left links
  - ▶ Data forwarded to links below+right for further use by neighouring elements
- ► The building block in the TPUv1 was just 8b multiplication of neuron weights, and input → later revisions added floating-point and custom formats
- Design is so easy, even Google engineers can build this :)


# RTL Description of the multadd block



TPUv1 has 8b multipliers, 32b accumulators

```
module systolic_leaf
  (input wire clk,
    input wire rst,
    input wire signed [7:0] a_in,
    input wire signed [7:0] b_in,
    output wire signed [7:0] a_out,
    output wire signed [7:0] b_out,
    output wire signed [31:0] d_out
);
```


## RTL Description of the multadd block



TPUv1 has 8b multipliers, 32b accumulators

```
reg signed [31:0] d;
reg signed [7:0] a_tmp;
reg signed [7:0] b_tmp;
always@(posedge clk) begin
  if (rst) begin
          <= 0:
    a tmp <= 0:
    b_tmp <= 0;
  end else begin
    d \le d + a_tmp*b_tmp;
    a_{tmp} \le a_{in}:
    b_tmp <= b_in:
  end
end
assign a_out = a_tmp;
assign b_out = b_tmp;
assign d_out = d;
```

# Systolic Array Design $(4 \times 4 \text{ design})$



## RTL Description of the Systolic Array

```
module systolic_complete
  # (parameter SIZE = 4)
    (input wire clk,
    input wire rst,
    input wire signed [8*SIZE-1:0] a,
    input wire signed [8*SIZE-1:0] b,
    output wire signed [32*SIZE*SIZE-1:0] d
    );
```

## RTL Description of the Systolic Array

```
genvar i.i:
wire signed [8*SIZE*(SIZE+1)-1 : 0] horizontal_wires;
wire signed [8*SIZE*(SIZE+1)-1 : 0] vertical wires:
generate
for (i=0: i<=SIZE-1: i=i+1) begin : row
  assign horizontal_wires[8*(i+1)-1 : 8*i] = a[8*(i+1)-1 : 8*i];
  assign vertical_wires[8*(i+1)-1 : 8*i] = b[8*(i+1)-1 : 8*i];
 for (i=0: i\le SIZE-1: i=i+1) begin : col
   svstolic_leaf
     systolic_leaf_inst (
              .clk
                    (clk).
              .rst
                     (rst).
              .a_in (horizontal_wires[8*(j*(SIZE+1) + (i+1))-1:8*(j*(SIZE+1) + i)]).
              .b_in (vertical_wires[8*(j*SIZE + (i+1))-1:8*(j*SIZE + i)]).
              .a out (horizontal wires[8*(i*(SIZE+1) + (i+2))-1:8*(i*(SIZE+1) + (i+1))]).
              .b_out (vertical_wires[8*((i+1)*SIZE + (i+1))-1:8*((i+1)*SIZE + i)]).
              .d_out (d[32*(j*SIZE + (i+1))-1:32*(j*SIZE + i)])
 end
end
endgenerate
endmodule
```

### Wrapup

- ightharpoonup Top-down design of hardware design ightharpoonup NVIDIA Tensor Cores, Google TPU Systolic array case studies
- lt is possible to approximate (to the first order) even complex hardware designs
- ► Hardware design complexity can be tamed with replication via **generate** statements