Synthesis

Nachiket Kapre
nachiket@uwaterloo.ca



Outline

- ► Introduction to Synthesis
- Comparing with Software Patterns
- Design practices
 - Parameters
 - Bit-level Access
 - Conditions
 - Precision
 - Registers

Simulation vs. Synthesis

- Synthesizable Verilog is a subset of the language
- ▶ Remember, Verilog can produce hardware circuits with **fixed**, **finite** structure
- ightharpoonup Be aware of synthesis pitfalls ightharpoonup careless style will generate more hw than necessary, and also incorrect hw

Synthesis Process

- ▶ In software, there is no real distinction. You can, however, test for functionality in low-performance (debug) mode vs. deployment mode (fully optimized).
- ➤ Software compilers translate C code into machine code (x86, ARM, MIPS, RISC-V,...)
- ► Library of instruction sets available unique to each machine (x86, ARM, MIPS, RISC-V,...)

Software C compilation x86_64 vs. ARMv7 gcc -c -03 poly.c -S


- ► Compile poly.c on Intel (left) and ARM (right) chips using gcc.
- ► ARM has a special fused multiply-accumulate integer instruction MLA, but x86 does not.
- ► Thus, same C code is *synthesized* differently on the two platforms with different ISAs
- ► Hardware compilation also dependent on library (Xilinx or Intel FPGA library, TSMC or UMC ASIC library)

Software C compilation x86_64 vs. ARMv7

```
Separate poly.c -S

inull %edi, %esi
addl %esi, %edx
imull %edx, %edi
addl %edx, %edi
addl %edx, %edi
ml %edi, (%r8)

Separate
```



- ► Compile poly.c on Intel (left) and ARM (right) chips using gcc.
- ▶ ARM has a special fused multiply-accumulate integer instruction MLA, but x86 does not.
- ► Thus, same C code is *synthesized* differently on the two platforms with different ISAs
- ► Hardware compilation also dependent on library (Xilinx or Intel FPGA library, TSMC or UMC ASIC library)

Hardware Compilation (Spatial Computation)

```
always @(*) begin


y0 = a * x;

y1 = y0 + b;

y2 = y1 * x;


y = y2 + c;

end
```



- ► Hardware is **assembled** in <u>space</u> by inferring computation and <u>connecting</u> it through signals
 - Recall, software code is assembled in time, mapped to instructions, and connected through registers/memory
- ► Each concurrent statement, or always block infers a piece of hardware
- Stitch hardware together by processing the RTL file


Hardware Compilation (Spatial Computation)



- Hardware is assembled in space by inferring computation and connecting it through signals
 - Recall, software code is assembled in time, mapped to instructions, and connected through registers/memory
- ► Each concurrent statement, or always block infers a piece of hardware
- Stitch hardware together by processing the RTL file

Register-Transfer Compilation (Spatial Computation)

```
always @(posedge clk) begin
  y0 <= a * x;
  y1 <= y0 + b;
  y2 <= y1 * x;
  y <= y2 + c;
end</pre>
```



- When @(posedge clk) is on the sensitivity list, we are now generating sequential logic.
- Unlike combinational logic (previous slide), sequential logic contains registers.
- The resulting clock period (frequency), and latency (number of cycles from input→ output) are affected.

Managing time in CPU computations

- ► In software, the compiler + CPU splits and executes a task as a series of instructions
- One instruction takes one cycle (simple model, complexities due to pipelining, multiple-issue, out-of-order, caches, external DRAM latencies)
- ► Programmer does not care about clock frequency of the processor or how to pack computation into instructions
- lackbox You sacrifice this control to simplify programming o focus on your task instead of mapping considerations

Managing time in Digital circuits

- ▶ In hardware, programmer has to explicitly manage time both frequency of clock
 + pack logic into register stages
- ▶ RTL abstraction = Register Transfer Level
- ► For instance, can pack $a \cdot x^2 + b \cdot x + c$ into a single cycle \rightarrow maximum frequency will be low
- ▶ Or, you can split the task into two cycles, do $y1 \le a \cdot x + b$ in first cycle and $y \le y1 \cdot x + c$ in the second cycle \rightarrow can operate at $2 \times$ clock
- Manually chop and pack logic into these stages. Method to this madness (See Pipelining lecture)
- Precisely control timing behavior of signals for interfacing, handshakes, external IO

Example of Pipelined RTL engineering

```
module poly(
    input wire clk,
    input wire rst.
    input wire [7:0] x,
    input wire [7:0] a,
    input wire [7:0] b.
    input wire [7:0] c,
    output reg [23:0] y
  );
  always @(posedge clk) begin
    if(rst == 1'b1) begin
      y <= 0;
    end else begin
      v \le a * x * x + b * x + c:
    end
  end
```

```
module poly (
    input wire clk,
    input wire rst,
    input wire [7:0] x,
    input wire [7:0] a.
    input wire [7:0] b,
    input wire [7:0] c.
   output reg [23:0] v
 reg [23:0] y_temp;
  always @(posedge clk) begin
    if(rst == 1) begin
     v_temp <= 0:
      v <= 0:
    end else begin
      y_{temp} \le a * x + b;
      v \le v temp * x + c:
    end
 end
```

Example of Pipelined RTL engineering

```
module poly (
                                                        input wire clk,
                                                        input wire rst,
                                                        input wire [7:0] x,
module poly(
                                                        input wire [7:0] a,
    input wire clk,
                                                        input wire [7:0] b,
    input wire rst.
                                                        input wire [7:0] c.
    input wire [7:0] x,
                                                        output reg [23:0] v
    input wire [7:0] a.
                                                      );
    input wire [7:0] b.
    input wire [7:0] c,
                                                      reg [23:0] y_temp;
    output reg [23:0] y
  );
                                                      always @(posedge clk) begin
                                                        if(rst == 1) begin
  always @(posedge clk) begin
                                                          y_temp <= 0;
    if(rst == 1'b1) begin
      y <= 0;
                                                            Is this correct?
    end else begin
      v \le a * x * x + b * x + c:
                                                          Pipelining Lecture
    end
  end
                                                        end
                                                      end
endmodule
```

Verilog Parameters

 Parameters allow same Verilog code to be reused in your design with different settings

```
parameter LENGTH = 8,
parameter i = 8,
```

- Design is parameterized so we can construct the exact hardware required by specifying values
- Parameter values must be known at compile time since we want fixed-sized hardware
- ► Analogous to **template** in C++
- Runtime parameters must be loaded/read from registers

Verilog Bit-level Access

Signals can be handled at a bit-level in Verilog

```
a_c <= a[8*i-1:8*(i-1)];
y[24*i-1:24*(i-1)] <= y_c;
```

- ▶ You can read and/or write specific ranges within the signal array as required
- ► The indexing arithmetic can depend on generic parameters like i and must be resolved at compile time
 - Dynamic indexing is possible, and required for memories

```
#include <stdio.h>
#include <stdio.h>

int main(int argc, char** argv) {
  int a=3, b=2, c=1;
  int x=atoi(argv[1]), y;
  if(x>0) {
    y = a*x*x+b*x+c;
  } else {
    y = a*x*x-b*x+c;
  }
  return y;
}
```

- In software, compiler inserts BRANCH or JUMP instructions around the then-else code blocks.
- Compute value of if condition first.
- Based on value decide where to branch/jump.
- You only ever use CPU cycles to operate on the portion of code that matters.

```
#include <stdio.h>
#include <stdlib.h>
int main(int argc, char** argv) {
 int a=3, b=2, c=1;
 int x=atoi(argv[1]), v;
 if(x>0) {
  v = a*x*x+b*x+c:
 } else {
  v = a*x*x-b*x+c:
return v:
```

```
.cfi startproc
suba
            $8, %rsp
.cfi def cfa offset 16
            8(%rsi), %rdi
movq
mov1
           $10. %edx
xor1
            %esi. %esi
call.
            strtol
test1
           %eax, %eax
leal
            (%rax.%rax.2), %edx
           .L2
            $2, %edx
mul1
            %edx, %eax
 dd1
            $1. %eax
            $8, %rsp
   remember state
     def cf offset 8
sub1
            $2, %edx
imul1
            %edx. %eax
add1
            $1, %eax
           .L3
```

gcc -S -O3 c-poly-if.c

```
module poly_if (
input wire signed [7:0] a,
input wire signed [7:0] b,
input wire signed [7:0] c,
input wire signed [7:0] x,
output wire signed [23:0] y
);

always @(*) begin
if(x>0) begin
y <= a*x*x + b*x + c;
end else begin
y <= a*x*x - b*x + c;
end
end
```

endmodule

- ▶ In hardware, both condition branches are implemented in hardware + multiplexer
- Potentially wasteful as in any given instance, we only use one branch
- ▶ Potentially faster, as condition evaluation and branch operations are processed in parallel
- ▶ if else conditions used inside always block.
- For conditional, concurrent statements, use assign with cond?then:else selection syntax.

```
module poly_if (
  input wire signed [7:0] a,
  input wire signed [7:0] b,
  input wire signed [7:0] c,
  input wire signed [7:0] x,
  output wire signed [23:0] y
);


assign y = (x>0)?
  a*x*x + b*x + c:
  a*x*x - b*x + c;
  //
```

endmodule

- In hardware, both condition branches are implemented in hardware + multiplexer
- Potentially wasteful as in any given instance, we only use one branch
- Potentially faster, as condition evaluation and branch operations are processed in parallel
- if else conditions used inside always block.
- For conditional, concurrent statements, use assign with cond?then:else selection syntax.

```
module poly_if (
 input wire signed [7:0] a,
 input wire signed [7:0] b.
 input wire signed [7:0] c.
 input wire signed [7:0] x.
output wire signed [23:0] v
assign v = (x>0)?
 a*x*x + b*x + c:
 a*x*x - b*x + c;
     cond?then:else
        equivalent
         to if else
```

- ▶ In hardware, both condition branches are implemented in hardware + multiplexer
- Potentially wasteful as in any given instance, we only use one branch
- Potentially faster, as condition evaluation and branch operations are processed in parallel
- ▶ if else conditions used inside always block.
- ► For conditional, concurrent statements, use assign with cond?then:else selection syntax.



- In hardware, both condition branches are implemented in hardware + multiplexer
- Potentially wasteful as in any given instance, we only use one branch
- Potentially faster, as condition evaluation and branch operations are processed in parallel
- if else conditions used inside always block.
- For conditional, concurrent statements, use assign with cond?then:else selection syntax.


```
module poly_if (
input wire signed [7:0] a,
input wire signed [7:0] b,
input wire signed [7:0] c,
input wire signed [7:0] x,
output reg signed [23:0] y
);

always @(*) begin
if(x>0) begin
y <= a*x*x + b*x + c;
end //
end
```


- If a conditional statement is incompletely specified, Verilog will infer a feedback to the multiplexer input (a bug?)
- In combinational circuits, this will create a latch
 - Latches are usually bad and hard to analyze for correctness
 - Initial value problem? Timing requirement on select signal
- For sequential circuits, the feedback loop is broken at a register stage.
 - ► This is safer, but could be unintended

```
module poly_if (
 input wire signed [7:0] a.
 input wire signed [7:0] b.
 input wire signed [7:0] c,
 input wire signed [7:0] x.
 output reg signed [23:0] v
 always @(*) begin
  if(x>0) begin
   v \le a*x*x + b*x + c:
  end
 end
endmod
        Missing
           Else
```

- If a conditional statement is incompletely specified, Verilog will infer a feedback to the multiplexer input (a bug?)
- In combinational circuits, this will create a latch
 - Latches are usually bad and hard to analyze for correctness
 - Initial value problem? Timing requirement on select signal
- For sequential circuits, the feedback loop is broken at a register stage.
 - This is safer, but could be unintended




- If a conditional statement is incompletely specified, Verilog will infer a feedback to the multiplexer input (a bug?)
- In combinational circuits, this will create a latch
 - Latches are usually bad and hard to analyze for correctness
 - Initial value problem? Timing requirement on select signal
- For sequential circuits, the feedback loop is broken at a register stage.
 - This is safer, but could be unintended




- If a conditional statement is incompletely specified, Verilog will infer a feedback to the multiplexer input (a bug?)
- In combinational circuits, this will create a latch
 - Latches are usually bad and hard to analyze for correctness
 - Initial value problem? Timing requirement on select signal
- For sequential circuits, the feedback loop is broken at a register stage.
 - This is safer, but could be unintended


- For if else and cond?then:else blocks, we will infer priority chain of multiplexers
- For case block, a flat multiplexer structure will be generated
- ▶ Pick a style based on problem requirements
- Remember, in hardware all branches are implemented since condition evaluation will happen at runtime

```
always @(a or b or c or x) begin
  if(x > 1000) // begin
   y <= c;
  end else if(x > 100) begin //
   y <= b;
  end else if(x > 10) begin
   y <= a;
  end else if(x > 0) begin
   y <= x;
  end else begin
   y <= 0; //
  end
end</pre>
```






```
always @(a or b or c or x) begin
 case(x) //
 8'h00 : begin
   v <= c:
 end
 8'h01 : begin
   v <= b;
 end
 8'h02 : begin
   v <= a:
 end
 8'h03 : begin
   y \ll x;
 end
 default : begin
   y <= 0;
 end
 endcase
end
```



```
always @(a or b or
                    Mutual
 case(x) //~
                   Exclusion
 8'h00 : begin
   y <= c;
 end
 8'h01 : begin
   v \le b;
 end
 8'h02 : begin
   v <= a:
 end
 8'h03 : begin
   y \ll x;
 end
 default : begin
   y <= 0;
 end
 endcase
end
```




Incomplete Conditions

- ► If a conditional statement is **incompletely** specified, the compiler will infer a feedback to the multiplexer input (a bug?)
- In combinational circuits, this will create a latch
- Latches are usually bad and hard to analyze for correctness
- Initial value problem? Timing requirement on select signal
- ► For sequential circuits, the feedback is broken at a register stage. (This is safer, but could be unintended)


Incomplete conditions

```
always @(a or b or c or x)
begin
   if(x > 1000) begin
    y <= c;
end else if(x > 100) begin
   y <= b;
end else if(x > 10) begin
   y <= a;
end else if(x > 0) begin
   y <= x; //
end</pre>
```




Incomplete conditions

```
always @(a or b or c or x)
begin
 if(x > 1000) begin
   v <= c:
 end else if(x > 100) begin
   v \le b:
 end else if(x > 10) begin
   y <= a;
 end else if(x > 0) begin
   y \le x; //
 end
              Missing
                Else
```



Incomplete conditions

```
always @(a or b or c or x) begin
 case(x)
 8'h00 : begin
   y <= c;
 end
 8'h01 : begin
   y \le b;
 end
 8'h02 : begin
   y <= a;
 end
 8'h03 : begin
   y \ll x;
 end
 endcase
```



Reordering conditional Code

```
always @(posedge clk) begin
  if(rst) begin
  x<=1;
end else begin
  if(x<4) begin
  x<=x+1;
end else begin
  x<=4;
end
end
end</pre>
```

- A fully-specified if else block can be made to behave similar to one with a missing else
- ightharpoonup The implication is simple ightarrow
 - Missing else produces a feedback edge
 - ► Fully-specified **if else** may not
- ▶ Default condition could be useful → just ensure correct sequential ordering!

Reordering conditional Code

```
always @(posedge clk) begin if(rst) begin x<=1; end else begin if(x<4) begin x<=x+1; end // end end Drop Else
```

- ➤ A fully-specified if else block can be made to behave similar to one with a missing else
- ightharpoonup The implication is simple ightarrow
 - Missing else produces a feedback edge
 - Fully-specified if else may not
- ▶ Default condition could be useful → just ensure correct sequential ordering!

Reordering conditional Code

```
always @(po

if(rst) be

x<=1;

end else be

x<=4; //

if(x<4) begin

x<=x+1;

end


end

end
```

- A fully-specified if else block can be made to behave similar to one with a missing else
- ightharpoonup The implication is simple ightarrow
 - Missing else produces a feedback edge
 - ► Fully-specified **if else** may not
- ▶ Default condition could be useful → just ensure correct sequential ordering!


Hardware generated for missing else design

```
always @(posedge clk) begin
if(rst) begin
x<=1;
end else begin
if(x<4) begin
x<=x+1;
end //
end
end</pre>
```



Hardware generated for default assignment

```
always @(posedge clk) begin
if(rst) begin
x<=1;
end else begin
x<=4; //
if(x<4) begin
x<=x+1;
end
end
end</pre>
```




Impact of a small error in code!

```
always @(posedge clk) begin
if(rst) begin
x<=1;
end else begin
if(x<4) begin
x<=x+1;
end
x<=4; //
end
end</pre>
```



Impact of a small error in code!

```
always @(posedge clk) begin
if(rst) begin
 x <= 1;
end else begin
  if(x<4) begin
  x \le x+1:
  end
  x<=4; //
end
end
       Wrong place
      for assignment
```



- Ability to perform bit-level operations is crucial for hardware design
- Sometimes want configurable accuracy, support for binary operations
 - Logic operations for crypto, interface controls
 - Arithmetic operations with exact number of bits for algorithms
- C code/software generally makes this tricky
 - ▶ Bithacks → https://graphics.stanford.edu/~seander/bithacks.html
 - ▶ MPFR library → http://www.mpfr.org/

```
module poly(
  input wire [7:0] x,
  input wire [7:0] a,
  input wire [7:0] b,
  input wire [7:0] c,
  output wire [7:0] y //
);

assign y = a * x * x + b * x + c;
endmodule
```

- Verilog is not strongly-typed like VHDL
- Precision errors are not flagged at compile time!
- Need to remember certain rules:
 - ► Addition—Subtraction: 1 extra bit than the largest operand precision
 - Multiplication: Sum of precision of two inputs
 - **▶** Division, Square Root, etc???
- Sign bit handling → unsigned and signed types.
 - $ightharpoonup 0 o (2^N 1)$
 - $(-2^{N-1}) \to (2^{N-1}-1)$

```
module pol
input
input
input
input
verilog says nothing
input wire
input wire [7:0] c,
output wire [7:0] y
);
assign y = a * x * x + b * x + c;
endmodule
```

- Verilog is not strongly-typed like VHDL
- Precision errors are not flagged at compile time!
 - Need to remember certain rules:
 - ► Addition—Subtraction: 1 extra bit than the largest operand precision
 - Multiplication: Sum of precision of two inputs
 - ► Division, Square Root, etc???
- Sign bit handling → unsigned and signed types.
 - $ightharpoonup 0 o (2^N 1)$
 - $(-2^{N-1}) \rightarrow (2^{N-1}-1)$

```
module poly(
  input wire [7:0] x,
  input wire [7:0] a,
  input wire [7:0] b,
  input wire [7:0] c,
  output wire [23:0] y //
);

assign y = a * x * x + b * x + c;
endmodule
```

- Verilog is not strongly-typed like VHDL
- Precision errors are not flagged at compile time!
- Need to remember certain rules:
 - ► Addition—Subtraction: 1 extra bit than the largest operand precision
 - Multiplication: Sum of precision of two inputs
 - **▶** Division, Square Root, etc???
- Sign bit handling → unsigned and signed types.
 - $ightharpoonup 0 o (2^N 1)$
 - $(-2^{N-1}) \rightarrow (2^{N-1}-1)$


```
module poly(
input wire
[7:0] c,
output wire [23:0] y
);


assign y = a * x * x + b * x + c;
endmodule
```


- Verilog is not strongly-typed like VHDL
- Precision errors are not flagged at compile time!
- Need to remember certain rules:
 - ► Addition—Subtraction: 1 extra bit than the largest operand precision
 - Multiplication: Sum of precision of two inputs
 - **▶** Division, Square Root, etc???
- Sign bit handling → unsigned and signed types.
 - $ightharpoonup 0 o (2^N 1)$
 - $(-2^{N-1}) \rightarrow (2^{N-1}-1)$





WeKnowMemes






































Registers

```
module register (
  input wire clk.
  input wire rst.
  input wire d.
  input wire ce,
  output wire q);
 reg a int = 1: // INIT
 always @(posedge clk) begin
  if(rst) begin
  a_int <= 0: // SRVAL</pre>
  end else if(ce) begin
  q_int <= d:
  end
 end
 assign q = q_int;
endmodule
```

- Registers hold state, intermediate pipeline results
- Initializing and correct use of registers = important!
- Careless coding can cause unpredictable results in physical hardware
- ► Caveat 1: Latch inference
- Caveat 2: Resetting a register
 - https://www.eetimes.com/
 document.asp?doc_id=1278998

```
Async Reset
           on Sensitivity List
always @(posedge clk or
  posedge async_rst) begin
 if(async_rst) begin
  q \le 0:
 end else begin
 a<=d:
 end
end
```

- ▶ Registers are key building blocks in RTL designs →
 - ▶ Registers hold state, data moves from *D* input to *Q* output on clock edge
- ightharpoonup (1) Sync. vs. Async. resets ightharpoonup
 - Async. resets are usually bad as they may occur too close to clock edge → metastability.
 - Sync. resets preferred as they can be synchronized carefully
- (2) Enable signals control if Q is allowed to be updated → mux
- (3) Initial value of signal connected to register output only meaningful for FPGAs → applied at powerup

```
Sync Reset
             not on
        Sensitivity List
always (@posedge clk) begin
 if(sync_rst) begin
  <=0:
 end else begin
 q \le d;
 end
end
```

- ▶ Registers are key building blocks in RTL designs →
 - ▶ Registers hold state, data moves from *D* input to *Q* output on clock edge
- ightharpoonup (1) Sync. vs. Async. resets \rightarrow
 - Async. resets are usually bad as they may occur too close to clock edge → metastability.
 - Sync. resets preferred as they can be synchronized carefully
- (2) Enable signals control if Q is allowed to be updated → mux
- (3) Initial value of signal connected to register output only meaningful for FPGAs → applied at powerup

```
always (@posedge clk) begin
if(sync_rst) begin
q<=0;
end else begin
if(enable) begin
q<=d;
end
end</pre>
```

- ▶ Registers are key building blocks in RTL designs →
 - ▶ Registers hold state, data moves from *D* input to *Q* output on clock edge
- ightharpoonup (1) Sync. vs. Async. resets ightharpoonup
 - Async. resets are usually bad as they may occur too close to clock edge → metastability.
 - Sync. resets preferred as they can be synchronized carefully
- (2) Enable signals control if Q is allowed to be updated → mux
- (3) Initial value of signal connected to register output only meaningful for FPGAs → applied at powerup

```
//
reg [3:0] q = 4'b1111;
always @(posedge clk) begin
  if(sync_rst) begin
  q<=4'b00000; //
end else begin
  if(enable) begin
  q<=d;
  end
end</pre>
```

- ▶ Registers are key building blocks in RTL designs →
 - ▶ Registers hold state, data moves from *D* input to *Q* output on clock edge
- ightharpoonup (1) Sync. vs. Async. resets ightharpoonup
 - Async. resets are usually bad as they may occur too close to clock edge → metastability.
 - Sync. resets preferred as they can be synchronized carefully
- (2) Enable signals control if Q is allowed to be updated → mux
- (3) Initial value of signal connected to register output only meaningful for FPGAs → applied at powerup

```
gisters
   Register value
     on powerup
   before clk-rst
reg [3:0] q = 4'b1111;
always @(posedge clk) begin
 if(sync_rst) begin
                        Register value
 <=4'b00000; //
                        on Sync Reset
 end else begin
 if(enable) begin
  q \le d;
 end
 end
end
```

- ▶ Registers are key building blocks in RTL designs →
 - ▶ Registers hold state, data moves from *D* input to *Q* output on clock edge
- ightharpoonup (1) Sync. vs. Async. resets ightharpoonup
 - Async. resets are usually bad as they may occur too close to clock edge → metastability.
 - Sync. resets preferred as they can be synchronized carefully
- (2) Enable signals control if Q is allowed to be updated → mux
- (3) Initial value of signal connected to register output only meaningful for FPGAs → applied at powerup

Understanding Output of Synthesis

- Synthesis + Backend tools produce an executable circuit
 - ► **ASIC**: The output is sent to a foundry to manufacture chips → execution=manufacturing
 - ▶ **FPGA**: Output is a bitstream that can be loaded onto an FPGA chip at boot-time
- ▶ In software, we measure QoR (Quality of Result) in terms of speed, lines of code, bugs
- In hardware design, QoR is measured in terms of physical attributes → circuit size, frequency, power, bugs?
- lacktriangle Often, cannot optimize all attributes ightarrow area-time tradeoffs common

Software	Hardware
Software is sequential description of computation	Hardware in a concurrent, parallel description of your algorithm
Memory and code size is bounded only by DRAM+disk (stack smaller)	Hardware logic+memory capacity is fixed
Software can defer decision to runtime	Hardware must make all/most decisions are compile time
Recursion can be unrolled at software runtime	Hardware compiler must unroll recursion
Arrays can be allocated dynamically at runtime (heap)	Arrays sizes must be statically known at compile time
Pointers are allowed (Language supports exposing address as special type)	Verilog dynamic arrays are only for simulations (Memory addresses are unsigned signals)
Encapsulation allows software to expose functions from class to external world	In hardware, the interfaces are explicitly exposed as top-level signals on the module declaration.
Software unable to control IO ports with precise timing unless CPU has real-time properties	Hardware has cycle-exact control over IO

Wrapup

- Synthesis translates RTL code into physical hardware
- ightharpoonup Executable software patterns do not translate to generation of digital hardware directly ightharpoonup focus on compile-time optimizations
- ► Conditional code in Verilog often exposes simulation-synthesis mismatches
- Synthesis also requires careful attention to detail like number of bits