


On-Chip Interconnect

①



- PEs typically have L1 and L2 caches
- L3 cache may be with PE or with memory

NXP T4240 multicore processor


- Hardwired onchip connect
- applications: aerospace, automation, mobile infrastructure
- 3 groups of multithreaded cores
- L1-I, L1-D per core
- 2 MiB L2 per group
- 3 DDR3 controllers with associated 912 MiB L3s

Communication Metrics


- throughput (bytes/s)
 - T_{iso} = max throughput per node in isolation (no conflicts)
 - T_{col} = max throughput per node collectively (conflicts)
- latency: Δ time for packet from source to destination
- energy: per bit to transfer a packet
- area: silicon used for connection

QorIQ T4220 Multi-core


②



Multi-Bus



store-and-forward




pass-through

ARM926EJ-S

- 32-bit Harvard architecture (2001)

| Capacitance (nF) | | | | Power (mW) | |
|------------------|-----------------|-----------------|-----------------|------------|--------|
| C _{ca} | C _{cs} | C _{ma} | C _{ms} | I | R |
| 0.505 | 0.224 | 0.540 | 0.210 | 6.570 | 67.434 |

| | | | |
|---------------------|-----------|-------------------------------|-------------------|
| <i>and memory</i> → | CPU clock | 20 - 200 MHz (2 MHz step) | 91 steps |
| | Bus clock | 20 - 100 MHz (f_c/n) | |
| | Voltage | 1.504 - 1.824 V (0.32 V step) | 11 steps |
| | L1 cache | 8 KiB I, 8 KiB D | ↑ 0.032 V step |



- Assuming continuous – use continuous[✓] optimization
non-linear
- Assuming discrete – perform exhaustive search

Notation

$N = \# \text{ nodes}$

$L = \text{packet length in bits}$

$W = \text{link width in bits}$

$f = \text{transmission frequency}$

$P_0 = \text{propagation delay}$

(bandwidth = Wf)

- we'll assume that arbitration can be performed in parallel with a prior transmission and hence no cost

On-Chip Interconnect Types

(1) Bus

(2) Crossbar

(3) MultiBus (with bridges)

(4) Network-on-Chip (NoC)

Bus

- common connection between all nodes

latency $\Delta_{bus} = \frac{L}{fW} + P_0$


throughput in isolation $T_{bus}^{iso} = \frac{L}{\Delta_{bus}}$

throughput per code $T_{bus}^{col} = T_{bus}^{iso} / N$

- longer wires \Rightarrow higher capacitance \Rightarrow higher power and low speed
- lacks parallelism of transfers
- scales poorly: suitable for 4-8 nodes

Crossbar

- fully connected network of N inputs and M outputs



- requires $N \times M \times W$ drivers
- max 1 active driver per output line
- 0-M active drivers per input line

- assuming $N \leq M$

$$\Delta_{xbar} = \Delta_{bus}$$


$$T_{xbar}^{col} = T_{xbar}^{iso} = T_{underbus}^{iso}$$

- in theory, scales perfectly
- wire capacitance $\propto M$
- area scales with $N \times M$
- typically scales to 8×8

6

MultiBus

- can scale beyond buses and crossbars



- $K = \# \text{ buses}$, $T_{K \text{ bus}}^{\text{wl}} = K T_{\text{bus}}^{\text{wl}}$ (when packets stay local to their bus)

Bridge Types

- store-and-forward
- pass-option

Store-and-Forward (handout - page 2)

- a buffer in each direction
- example operation: send packet from N1 to N3
 - ① N1 contends for Bus A, wins arbitration, sends the packet to the bridge's A \rightarrow B buffer
 - ② the bridge contends for Bus B, wins arbitration, sends packet to N3

- latency: $\Delta_{2 \text{ bus}} = 2 \Delta_{\text{bus}}$ (assuming low bridge ~~over~~ latency)

⑦

Pass-Through (hardcut)

- no buffering

- example operation: $N1 \rightarrow N3$

- ① $N1$ contends for Bus A, wins arbitration, notifies bridge
- ② bridge contends for Bus B, wins arbitration, acknowledges $N1$
- ③ $N1$ sends directly to $N3$ (through bridge)

- latency: $\Delta_{2bus} = \Delta_{bus} + 3 \times P_0$
 $\quad \quad \quad \uparrow (L/fw + P_0)$

- can deadlock: example $N1 \rightarrow N3$ and $N4 \rightarrow N2$

- ① $N1$ wins Bus A while $N4$ wins Bus B

- ② both notify the bridge simultaneously


- can be solved with priorities and NAck from bridge $\rightarrow N4$
(abort and retry)

(8)

MultiBus Example: Phillips Nexperia (handout - page 3)

- multimedia platform e.g. digital TV set-top box

- 2 processors (general, media), accelerators
- 4 ~~buses~~ buses:



- address space is partitioned among the buses

- routing is built into the bridges

e.g. packet TriMedia \rightarrow UART


option 1: TM bus - MIPS slow bus

option 2: TM bus - Mem bus - Fast bus - Slow bus

- pass-through bridges only work if the buses share speed, width, protocol; otherwise use store-and-forward

Network-on-Chip

- network of switches *typically crossbars* connected by links
- one node per chip
- full-duplex links most common



- good scalability, but requires multiple hops (latency)

Links

- short \Rightarrow low capacitance \Rightarrow low power and high speed ($\sim 6\text{GHz}$)
- propagation delay P_0 per hop: $1/f$ (1 cycle)

Issues

- flow-control
- routing
- topologies

Differences with Off-Chip Networks


- synchronization is easier (common clock, short wires)
- wide links (vs PCIe, Ethernet, SATA - serial)
- buffers are relatively costly (area, power)

(10)

Wormhole Switching

- design goal: minimize buffering
- packets are subdivided into flits (size = link width) that can be sent in 1 cycle
- switches buffer 1 flit
- packet "snakes" through the network

e.g. packet $N1 \rightarrow N2$, flits $f1, f2, f3, f4$



hops, $H = 3$

flits, $L/W = 4$

$$\text{latency} = H + L/W - 1$$

$$= 3 + 4 - 1 = 6$$

$$\Delta_{\text{worm}} = \frac{H + L/W - 1}{f}, \quad T_{\text{worm}}^{\text{iso/col}} = fW$$


!!

Flow Control

- handling contention at switches: reduce blocking/maximize throughput
- there is no preemption of packet ~~flits~~ flits: once the route is established all flits follow uninterrupted

① Back-Pressure

- switches relay blocked status back to the sender



- flexible but requires additional buffering

② Virtual Circuit

- send an initial flit to reserve switch ports from source to destination
- after ACK is received at the sender, it sends the packet, a flit per cycle
- adds $2 \times H$ latency, so it only works well for long packets ($L/W \gg H$) other it results in low throughput

L link width
message length ($L/W = \# \text{ flits}$)

③ Offline Scheduling

- build a contention-free schedule offline
- nodes and switches follow the schedule table (~ like TDMA over the whole NoC)
- simplifies switches and is deterministic (good for real-time) but is inflexible

Routing

- goals: minimize contention, maximize bandwidth
- static: e.g. x-y routing
 - first route horizontally, then vertically
 - prevents deadlock
- dynamic: e.g. back-pressure routing
 - congested switches inform their neighbours which route packets away

Topologies

- Mesh
- Torus
- Ring

Mesh Topology

- ~~Hard~~ Handouts > onchip Connect : mesh & torus diagrams

- for a square mesh


$$\# \text{ links} = \underbrace{N}_{\text{to each PE}} + \underbrace{\sqrt{N}}_{\# \text{ rows}} \underbrace{(\sqrt{N}-1)}_{\# \text{ cols}} + \underbrace{\sqrt{N}}_{\# \text{ cols}} \underbrace{(\sqrt{N}-1)}_{\# \text{ rows}}$$

maximal shortest route, $H_{\max} = 2\sqrt{N} (\sqrt{N}-1 \text{ horz} + \sqrt{N}-1 \text{ vert} + \text{to the PEs})$
(sub-linear scaling)

through per node ($T_{\text{worm}}^{\text{col}}$) = $T_{\text{worm}}^{\text{iso}}$ only if nodes communicate to neighbours

Topologies


(13)



Vipin, "AsyncBTree: Revisiting Binary Tree Topology for Efficient FPGA-Based NoC Implementation," *International Journal of Reconfigurable Computing*, 2019.

Blocking

- single queue per input port
- $N_{2,1} \rightarrow N_{1,2}$ is being transmitted (in/out ports reserved until packet done)
- $N_{3,2} \rightarrow N_{1,2}$ blocks
- $N_{3,1} \rightarrow N_{2,2}$ blocks because packet from $N_{3,2}$ is waiting for link to $N_{2,2}$



(14)

Torus Topology


- for square torus

$$\# \text{ links} = 3N = \underbrace{\left(1 + 4 \times \frac{1}{2}\right)}_{\substack{\text{to each} \\ \text{PE}}} \times N$$

$$H_{\max} = \underbrace{1}_{\substack{\text{from} \\ \text{PE}}} + \underbrace{\lfloor \sqrt{N}/2 \rfloor}_{\text{horizontally}} + \underbrace{\lfloor \sqrt{N}/2 \rfloor}_{\text{vert.}} + \underbrace{1}_{\substack{\text{to} \\ \text{PE}}}$$

- disadvantage: longer wires to connect end nodes/switches

Ring Topology




- route: choose shortest path: clockwise or counter


$$H_{\max} = \lfloor N/2 \rfloor + 2$$

$$\# \text{ links} = 2N = \underbrace{\left(1 + 2 \times \frac{1}{2}\right)}_{\substack{\text{to/from} \\ \text{PE}}} \times N$$

Other Topologies: linear (bus), tree, star



Switch Design




Virtual Channels

- see handout : Blocking
 - packets are blocked unnecessarily by other blocked packets
- increase total throughput with virtual channels
 - each input port has multiple queues/buffers
 - a packet is assigned to a virtual channel
 - see handout: Virtual Channels
- stochastic model showed that throughput increased level off around 4-8 virtual channels / input (see handout)

Virtual Channels


16

- Multiple buffers per input port
- OUT 1 (top) occupied by $N_{2,1} \rightarrow N_{1,2}$ flits
- $N_{3,2} \rightarrow N_{1,2}$ blocked on OUT 1
- $N_{3,1} \rightarrow N_{2,2}$ proceeds to OUT 0 (node)



- same scenario as previous figure, but Packet 3 is not blocked


Stochastic Model: Throughput vs # Virtual Channels



- Assumptions: random source, destination for each packet
- Poisson arrival process on each node
- Fixed storage for 16 flits at each input port
- n is the number of hops

Phillips Nexperia

16
17



Dutta, Jensen, Rieckmann, "Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems," IEEE Design and Test of Computers, 2001.

- switches:
- wormhole routing
 - 2 cycle latency
 - buffer 16 128-bit flits
 - packet size ≤ 256 B
 - 8 virtual channels per input

Xilinx Versal SoC

released 2019


Vertical NoC (VNoC) - embedded in programmable logic

NoC Master Unit

NoC Packet Switch

NoC Slave Unit

Horizontal NoC
HNoC



Lang, Kapre, Pellizzoni, "NOCS '21". "Worst-case propagation delay ..."