


ARM926EJ-S

- 32-bit Harvard architecture (2001)

Capacitance (nF)				Power (mW)	
C _{ca}	C _{cs}	C _{ma}	C _{ms}	I	R
0.505	0.224	0.540	0.210	6.570	67.434

CPU clock	20 - 200 MHz (2 MHz step)	- 91 steps
Bus clock	20 - 100 MHz (f_c/n)	-
Voltage	1.504 - 1.824 V (0.32 V step)	- 11 steps
L1 cache	8 KiB I, 8 KiB D	↑ 0.032 V step



- Assuming continuous – use continuous[✓] optimization
non-linear
- Assuming discrete – perform exhaustive search