Pipelining

Nachiket Kapre
nachiket@uwaterloo.ca



Outline

- ► Need for pipelining
 - ► CPU model (IPC, CPI)
- ► Latency and Throughput
- Pipelining Syntax
- Bubbles in a pipeline

Idea of pipelining

- Modern automated factories have assembly lines
- ► Each factory worker/robot specializes in one aspect of the manufacturing flow
- ▶ Allows us to design **high-throughput** pipelines of product manufacturing
- Compare: skilled craftsman who delivers entire product

Model T assembly



Electronics assembly




https://commons.wikimedia.org/wiki/File:Jinbei_production_line.jpg

Pipelining in Modern CPUs


- ► C code compiled into a **sequence** of instructions (data movement + arithmetic)
- ▶ Simple CPU pipelines can pack entire instruction processing in a single cycle
 - $\blacktriangleright \ \, \textbf{Fetch} \, \rightarrow \, \textbf{Decode} \, \rightarrow \, \textbf{Execute} \, \rightarrow \, \textbf{Memory} \, \rightarrow \, \textbf{Writeback}$
- Better CPUs pipeline each stage into a cycle.
 - Pipelining allows overlapping of computation for different instructions in the same clock cycle
 - But, must check for dependencies/hazards.




Execution Flow on a Unpipelined CPU



Execution Flow on a Unpipelined CPU



Execution Flow on a Pipelined CPU (no dependencies)




Advantages of Pipelining a CPU

- lacktriangle Faster clock frequency ightarrow fewer logic gate per stage
- Improved throughput of instructions retired
- ▶ **IPC** Instruction Per Cycle is ↑, **CPI** Clock cycles per instruction ↓
- lacktriangle Not a free lunch ightarrow pay extra in silicon area + power
- Also, when dependencies occur, you have to stall the pipeline
 - Order of instruction execution is important
 - Previous instruction must finish before next dependent instruction is issued

Execution Flow on a Pipelined CPU (poly with dependencies)

Execution Flow on a Pipelined CPU (with dependencies)



Understanding Pipelining in CPU

- ► CPU operation is internally pipelined (often, quite extensively)
- ▶ Dependencies cause **pipeline stalls** (or **bubbles**) in the pipeline
- lacktriangle CPU has special hardware to track dependencies ightarrow
 - ► In-order processing: Each instruction checks if input operands used in previous *k* instruction window. *k* depends on how depth of CPU pipeline.
 - Out-of-order processing: Tomasulo's algorithm used for out-of-order processors where multiple instructions M can be issued together. Must track dependencies across k*M possible set of instructions.
- When designing your own custom hardware, you can reason about dependencies yourself!


Pipelining Terminology

- When measuring CPU performance, we count
 - ▶ (1) *INST* total number of instructions retired/executed
 - (2) CYC total number of cycles required
- Metric of goodness
 - ▶ **IPC** Instructions Per Cycle = $\frac{INST}{CYC}$
 - Another metric is **CPI** Clock Cycles Per Instruction = $\frac{CYC}{INST}$
 - ► Thus, IPC = 1/CPI
- For unpipelined CPUs, **CPI** is depth of pipeline.
 - Here, the metric value does not change with dependencies
 - Paying the worst-case waiting time for each instruction
- For pipelined single-issue CPUs, **IPC** is 1 (best case).
 - Application dependencies will affect the metric in this case
 - ▶ If no dependency, IPC of 1 is possible. With dependencies, IPC will be < 1

Analyzing CPU performance (Unpipelined CPU)

- Observed counts
 - ightharpoonup CYC = 5*k cycles
 - ► **INST** = k instructions
- Computation of performance metrics
 - ► IPC = $\frac{k}{5*k} = \frac{1}{5}$ ► CPI = $\frac{5*k}{k} = 5$
- ▶ Design is slow, but predictable

Execution Flow on a Pipelined CPU (with dependencies)



Analyzing CPU performance

- Observed counts
 - ► CYC = 14 cycles
 - ► **INST** = 5 instructions
- Computation of performance metrics

 - ► IPC = $\frac{5}{\frac{14}{5}}$ ► CPI = $\frac{5}{\frac{14}{5}}$
- ▶ Design is faster, but unpredictable (each application may run differently as per dependencies)

Effect of Pipelining

- ightharpoonup Deeper pipelines ightharpoonup lot of register stages from input to output
- ▶ More registers → High Latency
- ► More registers → High Throughput
- ► More registers → Smaller clock period
- ▶ More registers → More area

Effect of Pipelining


- ightharpoonup Beyond a certain number of registers, clock period does not improve much ightharpoonup no more throughput improvements
- Only impact is higher latency and more area.
- ► Challenge: Find the sweet spot

Pipelining in poly

- ▶ Manually decompose the $a \times x^2 + b \times x + c$ into smaller operations
- ▶ 1–4 pipeline stages needed to hit granularity of individual operation
- Frequency is determined by the length of logic delays from input register to output register
- ▶ Note the delayed inputs assume all inputs arrive at the same time. Important to delay signals to align their arrival at operator.

Pipelining Notation


- ► Show inputs and outputs with boxes, show arithmetic and logic operations in circles, show muxes with standard notation
- Pipelining stages are indicated with vertical dotted lines
 - ▶ If it helps you can label each stage by count (pipeline stage 1,2,3...)
- Remember, circuit edges that cross vertical pipeline edges must have a register for each cut.




Pipelining Terminology


- ▶ **Throughput**: Rate at which circuit can consume inputs.
 - ► The highest throughput possible is 1, where you can push new inputs into the circuit every clock cycle.
 - ▶ If you can consume inputs once every two clocks, the throughput is $\frac{1}{2}$.
 - ► Throughput is not defined for combinational circuits. Need a periodic clock signal to define throughput.
- ▶ Latency: Time required for the first output to emerge from the circuit for a given input.
 - ► This is the end-to-end latency for one item of data to propagate from inputs of the circuit to its output.
 - ▶ Ideally, you want low latency, a value of 1 is minimum for a pipelined circuit.
 - ► A purely combinational output has a latency of 0
- ► Clock Period: Time separation between clock edges.
 - ► A faster frequency will results in small clock periods.
 - ▶ Ideally, you want to run your circuit as fast as required by the design specification.


```
always @(posedge clk) begin
 if(rst) begin
   v0 <= {16{1'b0}};</pre>
   v1 <= {16{1'b0}}:
   v2 <= {24{1'b0}};
   v \le \{24\{1'b0\}\};
   x_r1 \le {8{1'b0}};
   x_r2 \le {8{1'b0}};
   b_r1 \le {8{1'b0}};
   c_r1 \le {8{1'b0}};
   c_r2 <= {8{1'b0}};
   c_r3 \le \{8\{1'b0\}\};
  end else begin
   // stage 1
   y0 \ll a_r * x_r;
   x_r1 \le x_r:
   b_r1 \le b_r;
   c_r1 <= c_r:
   // stage 2
   y1 \le y0 + b_r1;
   x_r2 \le x_r1;
   c_r2 <= c_r1:
   // stage 3
   y2 \le y1 * x_r2;
   c_r3 <= c_r2:
   // stage 4
   y \le y2 + c_r3;
 end
end
```







```
always @(posedge clk) begin if(rst) begin if(rst) begin y1 <= {16{1'b0}}; y <= {24{1'b0}}; x_r1 <= {8{1'b0}}; x_r1 <= {8{1'b0}}; c_r1 <= {8{1'b0}}; c_r1 <= {8{1'b0}}; c_r1 <= x_r + x_r + b_r; x_r1 <= x_r; c_r1 <= c_r; // stage 2 y <= y1 * x_r1 + c_r1; end else bedin end
```






```
always @(posedge clk) begin
if(rst) begin
y <= {24{1 bb}};
end else begin
// stage 1
y <= (a_r * x_r + b_r) * x_r + c_r;
end
```






Pipelining Waveforms (4-Stage Pipeline)






Pipelining Waveforms (2-Stage Pipeline)

```
always @(posedge clk) begin if(rst) begin y1 <= {16{1'b0}}; y <= {24{1'b0}}; x_r1 <= {8{1'b0}}; x_r1 <= {8{1'b0}}; c_r1 <= {8{1'b0}}; end else begin // stage 1 y1 <= a_r * x_r + b_r; x_r1 <= x_r; c_r1 <= c_r; // stage 2 y <= y1 * x_r1 + c_r1; end else bedin // stage 2 end else deduction // stage 2 y <= y1 * x_r1 + c_r1; end end end
```




Pipelining Waveforms (1-Stage Pipeline)

```
always @(posedge clk) begin
if(rst) begin
y <= {24{1'b0}};
end else begin
// stage 1
y <= (a_r * x_r + b_r) * x_r + c_r;
end</pre>
```




Pipelining poly analysis

- ► Latency = 5
- ► Throughput = 1
- Cost = (8+8+8+8) + (16+8+8+8) + (16+8+8) + (24+8) + 24 = 160
- Each circuit edge that crosses vertical line requires a FF/register
- ► Clock Period = $\max(T_{*_1}, T_{+_1}, T_{*_2}, T_{+_2})$
- General expression is max over all FF→FF paths




Pipelining poly analysis

- ► Latency = 3
- ► Throughput = 1
- ightharpoonup Cost = (8+8+8+8) + (16+8+8) + 24 = 88
- ► Clock Period = $\max(T_{*_1} + T_{+_1}, T_{*_2} + T_{+_2})$



Pipelining poly analysis


- ► Latency = 2
- ► Throughput = 1
- ightharpoonup Cost = (8+8+8+8) + 24 = 56
- ► Clock Period = $T_{*_1} + T_{+_1} + T_{*_2} + T_{+_2}$
- ▶ **Note**: Throughput stayed 1 in all cases



Wire Pipelining


- On modern FPGAs and ASICs, most of the delay is in the wire, and not logic
- ► For instance, gates/LUTs may take 0.2–0.3 ns while a wire connecting the output to next gate make take 1–2 ns.
- Increasingly, we must extend the idea of pipelining to wires.

Wire pipelining poly circuit view



 $\mathsf{Clock}\ \mathsf{Period} =$

Wire pipelining poly circuit view



Clock Period =


Wire Pipelining Code

```
// state 1
v0 \le a \times x:
x_r \le x;
b r <= b:
c r <= c:
// stage 2
v1 \le v0 + b r:
x r1 <= x r:
c r1 <= c r:
// wire delays
v1 r <= v1:
x_r2 \le x_r1;
c_r2 <= c_r1;
v1_r1 \le v1_r:
x r3 <= x r2:
c_r3 <= c_r2;
v1 r2 <= v1 r1:
x_r4 \le x_r3:
c_r4 <= c_r3:
// stage 3
v2 <= v1_r2 * x_r4:
c_r5 <= c_r4;
// stage 4
v <= v2 + c_r5:
```

- In Verilog, you need to add dummy pipeline stages → they do no compute, but provide freedom to the FPGA CAD tools to split wires
- Wirelength is only known after full place-and-route.
- Synthesis tools aim to estimate wire lengths and delays, but a few iterative compilations are required regardless.
 - Similar to profile-guided optimization in gcc
- Impact:
 - Must design parametric hardware
 - Retiming can automate this


Wire Pipelining Waveform





DRIVE stage in the Pentium-4 pipeline


Architectural Fixes: Pentium-4



 $\verb|https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-884-complex-digital-systems-spring-2005/lecture-notes/approximates/app$

104_wires.pdf

Extensive wire pipelinining in Intel Hyperflex FPGA



- Registers are available in every routing segment
- Registers are available on all block inputs (ALM, M20K blocks, DSP blocks, and I/O cells)

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/


wp-01231-understanding-how-hyperflex-architecture-enables-high-performance-systems.pdf

Pipeline bubbles


- In water pipes, bubbles arise due to air intake \rightarrow bubble smoothly rides withe flow and is released.
- ▶ In CPUs, processing pipeline **bubbles** arise due to stalls (which in turn are due to data dependencies).
- In custom datapaths, bubbles arise due to resource sharing (next lecture), or absence of input data.
 - Resource sharing is known upfront when designing the hardware
 - Data arrival uncertainty is now known at compile/design time
- ▶ **Key**: A bubble is a NULL operation through the hardware pipeline. Outputs of the pipeline stage when the bubble is passing through is ignored. Bubble moves through the pipeline in LATENCY cycles.

- Bubbles are simply invalid data in a pipeline
- Can be trivially handled with a special valid indication
- For resource sharing , valid signal generated by state machine
- For absent data, valid signal must be dynamically determined
 - Tag input with valid, and output with valid
 - Generate a shift register with identical delay as pipeline latency
 - Feed input valid into the shift register, and connect output valid to output of shift register
- ightharpoonup Must handle multiplexers (if present) carefully ightharpoonup need a separate shift register for each branch and select input, and combine the valids based on select appropriately


```
always @(posedge clk) begin: valid if(rst) begin v <= (3{1'b0}); y_v <= 1'b0; end else begin v[0] <= x_v; // v[1] <= v[0]; v[2] <= v[1]; v[2] <= v[1]; v[3] <= v[2]; y_v <= v[3]; // end end end
```




```
always @(posedge clk) begin: valid if(rst) begin  
v <= {3{1'1b0}};  
y_v <= 1'b0;  
end else begin  
v[0] <= x_v; //  
v[1] <= v[0];  
v[2] <= v[1];  
v[3] <= v[2];  
y_v <= v[3];  //  
end  
end
```




```
always @(posedge clk) begin: valid if(rst) begin  
v <= {3{1'b0}};  
y_v <= 1'b0;  
end else begin  
v[0] <= x_v; //  
v[1] <= v[0];  
v[2] <= v[1];  
v[3] <= v[2];  
y_v <= v[3];  //  
end  
end  
end
```




```
always @(posedge clk) begin: valid if(rst) begin  
v <= {3{1'b0}};  
y_v <= 1'b0;  
end else begin  
v[0] <= x_v; //  
v[1] <= v[0];  
v[2] <= v[1];  
v[3] <= v[2];  
y_v <= v[3];  //  
end  
end  
end
```




```
always @(posedge clk) begin: valid if(rst) begin  
v <= {3{1'b0}};  
y_v <= 1'b0;  
end else begin  
v[0] <= x_v; //  
v[1] <= v[0];  
v[2] <= v[1];  
v[3] <= v[2];  
y_v <= v[3];  //  
end  
end  
end
```



```
always @(posedge clk) begin: valid if(rst) begin v <= (3{1'b0}); y_v <= 1'b0; end else begin v[0] <= x_v; // v[1] <= v[0]; v[2] <= v[1]; v[2] <= v[1]; v[3] <= v[2]; y_v <= v[3]; // end end end
```




```
always @(posedge clk) begin: valid if(rst) begin  
v <= {3(1'b0)};  
y_v <= 1'b0;  
end else begin  
v[0] <= x_v; //  
v[1] <= v[0];  
v(2] <= v[1];  
v[3] <= v[2];  
y_v <= v[3];  //  
end  
end
```



Waveform for bubbles

```
always @(posedge clk) begin: valid if(rst) begin valid if(rst) begin v <= {3(1'b0)}; y_v <= 1'b0; end else begin v[0] <= x_v; // v[1] <= v[0]; v[2] <= v[1]; v[2] <= v[1]; v[3] <= v[2]; y_v <= v[3]; // end end
```



Wrapup

- ▶ Datapath pipelining useful to improve throughput at the expense of latency
- ▶ Unlike CPU pipelines, custom datapath pipelines allow a designer to choose throughput, latency, clock period combinations to meet system requirements
- lacktriangle Wire delays more important in modern chips ightarrow pipelining must consider wires.
- Bubbles in the input must be handled carefully to avoid corrupting output data
- Question: Can we pipeline any circuit?
 - lacktriangle Fundamental limit to how much pipelining is possible ightarrow single LUT
 - Feedforward circuits can always be pipelined