HJ-micro Register Design Automation Tool (HRDA Tool)

- Revision History
- 0. HOW TO USE THIS MANUAL
- 1. Introduction
 - 1.1 Template Generator
 - o 1.2 Parser
 - 1.2.1 Excel Parser
 - 1.2.2 SystemRDL Parser/Compiler
 - 1.2.3 IP-XACT Importer
 - o 1.3 Generator
 - 1.3.1 Model Preprocessor
 - 1.3.2 RTL Generator
 - 1.3.3 HTML Generator
 - 1.3.4 PDF Generator
 - 1.3.5 UVM RAL Generator
 - 1.3.6 C Header Generator
- 2. RTL Architecture
 - o 2.1 Register Network
 - o 2.2 Register Native Access Interface (reg_native_if)
 - 2.2.1 Write Transaction
 - 2.2.2 Read Transaction
 - o 2.3 Register Access Master (regmst)
 - 2.4 Register Dispatcher (regdisp)
 - 2.5 Register Access Slave (regslv)
 - o 2.6 Register and Field
- 3. SystemRDL Coding Guideline
 - o 3.1 General Concepts, Rules, and Properties
 - **3.1.1 Component Definition**
 - 3.1.2 Component Instantiation and Parameterization
 - 3.1.3 Component Property
 - 3.1.3.1 Property Assignment
 - 3.1.3.2 Property Default Value
 - 3.1.3.3 Dynamic Assignment
 - 3.1.3.4 Supported General Properties
 - 3.1.4 Instance Address Allocation
 - 3.1.4.1 Alignment
 - 3.1.4.2 Addressing Mode
 - 3.1.4.3 Address Allocation Operator
 - o 3.1.5 Signal Component
 - o 3.1.6 Field Component
 - 3.1.6.1 RTL Naming Convention
 - 3.1.6.2 Description Guideline
 - 3.1.6.3 Examples
 - o 3.1.7 Register Component
 - **3.1.7.1 RTL Naming Convention**
 - 3.1.7.2 Description Guideline
 - 3.1.7.3 Example
 - o 3.1.8 Regfile Component
 - 3.1.8.1 Description Guideline
 - **3.1.8.2 Example**
 - o 3.1.9 Memory Description
 - 3.1.9.1 Descriptions Guideline
 - **3.1.9.2 Example**
 - o 3.1.10 Addrmap Component
 - **3.1.10.1 RTL Naming Convention**
 - **3.1.10.2 Description Guideline**
 - **3.1.10.3 Example**
 - o 3.1.11 Other User-defined Property (Experimental)
- 3.2 Overall Example
- 4. Excel Worksheet Guideline

- 4.1 Table Format
- 4.2 Rules
- 5. Tool Flow Guideline
 - 5.1 Environment and Dependencies
 - 5.2 Command Options and Arguments
 - 5.2.1 General Options and Arguments
 - 5.2.2 Template Generator Options and Arguments
 - 5.2.3 Paser Options and Arguments
 - 5.2.4 Generator Options and Arguments
- 5.3 Tool Configuration and Usage Examples
- 6. Miscellaneous
- 7. Errata
- 8. Bibliography

Revision History

Date	Revision	Description
2022-03-22	0.1.0	Add regmst for deadlock detection.
2022-05-12	0.2.0	Support IP-XACT integration in SystemRDL.
2022-06-03	0.3.0	Decouple regdisp from regslv.
2022-07-08	0.4.0	Divide RTL into SoC level and subsystem level.

0. HOW TO USE THIS MANUAL

This reference manual focuses on following topics:

- what the RTL architecture (regmst, regdisp, regslv) generated by HRDA is like. (2. RTL Architecture)
- learn how to write SystemRDL to describe complicated registers and address space mappings. (3. SystemRDL Coding Guideline)
 - the quickest way to write SystemRDL code: see 3.2 Overall Example
- learn how to write Excel worksheets to describe simple registers. (4. Excel Worksheet Guideline)
 - the quickest way to write SystemRDL code: see 4.1 Table Format
- learn how to use the HRDA tool to get required output files. (5. Tool Flow Guideline)

For someone who is going to maintain HRDA code repository and update new features, please refer to another HRDA Code Wiki (not available yet).

1. Introduction

HJ-micro Register design Automation (HRDA) Tool is a command-line register automation tool developed by Python, which consists of three major parts: Template Generator, Parser and Generator. Template Generator is used to generate register description templates in Excel worksheet (.xlsx) or SystemRDL (.rdl) format. Parser is used to parse and compile **input Excel worksheets (.xlsx), SystemRDL (.rdl) and IP-XACT (.xml) files**. Generator is used to generate Verilog RTL, documentations, UVM register abstraction layer (RAL) models and C header files.

For generating RTL modules with a few number of registers and simple address mapping, Excel worksheet is recommended. Nonetheless, for some complicated modules with numerous registers and sophisticated address mappings, SystemRDL is more expressive and flexible.

The overall HRDA tool flow is shown in Figure 1.1.




Figure 1.1 HRDA tool flow

1.1 Template Generator

Template Generator provides convenience for designers working with Excel worksheets or not familiar with SystemRDL. For Excel worksheets, it generates several template tables including basic register definitions such as name, width, address offset, field definitions, etc., in one worksheet. For SystemRDL, it provides example code. Designers can refer to these templates and modify them to meet their own requirements.

See Excel worksheet template format in Figure 4.1, Figure 4.2, SystemRDL template format in 3.2 Overall Example, and command options in 5.2.2 Template Generator Command Options and Arguments.

1.2 Parser

1.2.1 Excel Parser

Excel Parser checks all input Excel worksheets including basic format and design rules, and then converts them into SystemRDL files, which will be submitted to the SystemRDL Compiler later. Intermediate SystemRDL code generation also allows the designer to add more complicated features supported by SystemRDL.

To learn what rules are checked and how to write an acceptable Excel worksheet, see 4. Excel Worksheet Guideline. Once any rule is violated, Excel parser will raise error message and indicate where error occurs.

1.2.2 SystemRDL Parser/Compiler

SystemRDL parser relies on an open-source project SystemRDL Compiler. SystemRDL Compiler is able to parse, compile, elaborate and check SystemRDL files followed by SystemRDL 2.0 Specification to generate a traversable and hierarchical register model as a Python object. Its basic workflow is shown in Figure 1.2.




Figure 1.2 SystemRDL Compiler workflow

Simple example:

```
reg my_reg_t {
    field {} f1;
    field {} f2;
};

addrmap top {
    my_reg_t A[4];
    my_reg_t B;
};
```

Once compiled, the register model can be described like this:




Figure 1.3 hierarchical register model

The hierarchical register model bridges HRDA Parser and Generator. Parser ultimately generates this model, and everything generated by Generator is based on it.

For a detailed description of this model, see SystemRDL Compiler Documentation.

1.2.3 IP-XACT Importer

The IP-XACT importer relies on an open-source project PeakRDL-ipxact, and involves the ability to compile from IP-XACT data exchange document (.xml) format into a SystemRDL register model.

Importing IP-XACT definitions can occur at any point alongside normal SystemRDL file compilation. When an IP-XACT file is imported, the register description is loaded into the SystemRDL register model as if it were an addrmap component declaration. Once imported, the IP-XACT contents can be used as-is, or referenced from another SystemRDL file.

1.3 Generator

1.3.1 Model Preprocessor

Model Preprocessor traverses the register model compiled by Parser, during which it modifies and double-check properties and hierarchical relationship.

To be more concrete, for component instances in SystemRDL:

- addrmap
 - o complement user-defined properties to distinguish different RTL types of addrmap instances
 - hj_gennetwork
 - hj_genmst
 - hj_gendisp
 - hj_genslv
 - hj_flatten_addrmap
 - hj_3rd_party_ip
 - o check whether properties above are mutually exclusive
 - o complement RTL module names of all regmst, regdisp, regslv instances
- mem
 - check memory width
 - whether memories are instantiated under regdisp or 3rd party IP
- field
 - insert hdl_path_slice for UVM RAL model generation

Addtionally:

- · check violations of instance hierarchy relationship
- filter some instances by setting ispresent to false, thus generated uvm ral model would ignore them (wildcard matching are supported)

1.3.2 RTL Generator

RTL Generator is the core functionality of HRDA. It traverses the preprocessed register model and generates Verilog RTL.

For the detailed architecture, see 2. RTL Architecture.

1.3.3 HTML Generator

HTML Generator relies on an open-source project PeakRDL-html. It is able to generate address space documentation HTML file from the preprocessed register model. A simple example of exported HTML is shown in Figure 1.4.




Figure 1.4 HTML document example

Warning: Once there are numerous registers, such as tens of thousands, the generation process and the response the generated HTML page will be very slow and stuck at the loading process.

1.3.4 PDF Generator

1.3.5 UVM RAL Generator

UVM RAL Generator relies on an open-source project PeakRDL-uvm.

1.3.6 C Header Generator

2. RTL Architecture

Control and status regsiters are distributed all around the chip in different subsystems, such as NoC, PCIe, MMU, SoC interconnect, Generic Interrupt Controller, Security, etc. Not only hardware logic inside the respective subsystem, but also software needs to access them via system bus. HRDA provides a unified RTL architecture to make all these registers accessible by hardware, and software, namely visible to Application Processors (APs). All RTL modules generated by HRDA ultimately forms a network where each subsystem designer occupies one or more register trees (see more details in 2.1 Register Network).

2.1 Register Network

Register Network, or reg_network, is a multi-root hierarchical network. The overall network architecture is shown in Figure 2.1.




Figure 2.1 register network architecture

reg_network is divided into SoC level and subsystem level. At SoC level, there are Register Access Master (regmst) and Register Dispatcher (regdisp) modules. At subsystem level, there may be Register Access Slave (regslv) modules, 3rd party IPs, memories, or nested regdisp modules, which depends on the SystemRDL description subsystem designers provide.

The entire network consists of many SoC-level Register Trees (reg_tree) at top of which are regmst modules which connect to upstream interconnect unit, such as ARM NIC-450 Non-coherent Interconnect by standard AMBA protocol (APB now). The number of SoC-level reg_tree modules determines the number of interface the upstream interconnect forwards.

regmst is the root of a SoC-level reg_tree. It converts APB interface to Register Native Access Interface (reg_native_if). See more details in 2.2 Register Native Access Interface (reg_native_if). But subsystem designers only need to be concerned about subsystem-level reg_tree originated at a regdisp module as root node. Designers need to write SystemRDL code delicately to construct subsystem-level reg_tree modules, and connect them to upstream NIC-450 to support concurrent register access between different reg_tree.

Note: For deisgners who only need to generate internal registers not accessed through the <u>reg_network</u>, HRDA only requires SystemRDL or Excel worksheets that describe <u>regslv</u> modules (see 2.5 Register Access Slave (regslv)).

There are some submodules in reg tree:

- Register Access Master (regmst): an RTL module that serves as the root node of SoC-level reg_tree. It is responsible for transaction reception from upstream interconnect and transaction forwarding to downstream modules (actually regdisp), and monitoring child node status as well. See more details in 2.3 Register Access Master (regmst).
- Register Dispatcher (regdisp): an RTL module that selectively dispatches transactions from upstream reg_native_if to one or more downstream reg_native_if. At SoC level, regdisp serves as a immediate child of regmst conducting one-to-many transaction forwarding. While at subsystem level, regdisp can either be the root node or child node (but not terminal node) in subsystem-level reg_tree. See more details in 2.4 Register Dispatcher (regdisp)
- Register Access Slave (regslv): an RTL module that contains all internal registers described by SystemRDL or Excel worksheets. According to
 design and generation principles, regslv modules can only be connected to regdisp and serve as terminal nodes in reg_tree. If some
 registers are declared to be external in SystemRDL, regslv won't consist of their RTL code. See more details in 2.5 Register Access Slave
 (regslv).
- 3rd party IP: registers in other 3rd party IPs can also be accessed by connecting themselves to reg_tree via reg_native_if. According to design and generation principles, 3rd party IPs can only be connected to regdisp nodes and serve as terminal nodes in reg_tree.
- Memory: in some situations, memory is used to implement logical registers. External memories can be mapped to the register address space
 and integrated into the unified management of reg_network via reg_native_if, at which point the system bus sees no difference in the
 behavior of memory accesses and register accesses. According to design and generation principles, memories can only be connected to
 regdisp and serve as terminal nodes in reg_tree.

All modules above are corresponding to some components defined in the SystemRDL description written by designers, and their relationship can be found in 4. Excel Worksheet Guideline and 3. SystemRDL Coding Guideline.

Note: reg_network and reg_tree are not the RTL code generation boundry. In other words, there is not a RTL module named reg_network or reg_tree. Only separate regdisp and regs1v RTL modules at subsystem level, and regmst modules at SoC level are generated.

2.2 Register Native Access Interface (reg_native_if)

Typically, except that the upstream interface of regmst is APB, every module is connected to another one as a child node in reg_tree via Register Native Access Interface (reg_native_if). reg_natvie_if is used under following circumstances in reg_network:

- regmst <-> regdisp
- regdisp <-> regdisp
- regdisp <-> regslv
- regdisp <-> 3rd party IP
- regdisp <-> memory

All signals are listed in Table 2.2:

Signal Name	Direction	Width	Description	Comments
req_vld	input from upstream, output to downstream	1	request valid	
ack_vld	output to upstream, input from downstream	1	acknowledgement valid	
addr	input from upstream, output to downstream	BUS_ADDR_WIDTH	address	
wr_en	input from upstream, output to downstream	1	write enable	
rd_en	input from upstream, output to downstream	1	read enable	
wr_data	input from upstream, output to downstream	BUS_DATA_WIDTH	write data	
rd_data	output to upstream, input from downstream	BUS_DATA_WIDTH	read data	
err	output to upstream, input from downstream	1	error report signal	optional
soft_rst	input from upstream, output to downstream	1	soft reset all components but not register value	optional

Table 2.2 reg_native_if definition

where BUS_ADDR_WIDTH defaults to 64 bit, and BUS_DATA_WIDTH defaults to 32 bit.

As mentioned before, reg_native_if can be forwarded to connect external memories or 3rd party IPs which serve as terminal nodes in reg_tree. The following 2.2.1 Write Transaction and 2.2.2 Read Transaction sections show basic transaction sequences to help designers integrate modules and connect wires.

For one read or write transaction, ack_vld is not allowed to be asserted by downstream modules before req_vld is asserted.

2.2.1 Write Transaction

There are two methods for write transactions. One is with no wait state: ack_vld is asserted once req_vld and wr_en raises. The other is with one or more wait states: ack_vld is asserted after req_vld and wr_en have raised for more than one cycles. req_vld, addr, wr_en and wr_data should be valid at the same cycle, and are valid for **only one cycle**.




Figure 2.3 write transaction without wait state




Figure 2.4 write transaction with one or more wait states

2.2.2 Read Transaction

There are two methods for read transactions. One is with no wait state: ack_vld is asserted and rd_data are valid once req_vld and rd_en raises.

The other is with one or more wait states: ack_vld is asserted after req_vld and rd_en have raised for more than one cycles. req_vld, addr, rd_en should be valid at the same cycle, and are valid for **only one cycle**.




Figure 2.5 read transaction with no wait state




Figure 2.6 read transaction with one or more wait states

2.3 Register Access Master (regmst)

The top-level (root) addrmap instance in SystemRDL corresponds to a regmst module, and the RTL module name (also file name) is regmst_<suffix>, where <suffix> is instance name of root addrmap in SystemRDL.

If input files are Excel worksheets only, all of them will be converted to SystemRDL and an extra top-level (root) addrmap will be automatically generated, the instance name is excel_top or assigned by -m/--module option (see 5.2 Command Options and Arguments).

regmst is the root node of reg_tree, and is responsible for monitoring all downstream nodes. Figure 2.7 shows the architecture of regmst.




Figure 2.7 regmst architecture

regmst bridges SoC-level interconnect (APB now) and reg_native_if. addr_decoder decodes the absolute address from APB interface and mst_fsm launches the access request to downstream modules (actually regdisp).

Then regmst starts a timer. If a timeout event occurs in waiting for response from downstream modules, regmst responds to the upstream interconnect with PREADY and PSLVERR asserted, and with fake data 0xdead_leaf if it is a read transaction, and aseerts an interrupt to report the timeout event. Meanwhile, unresponded request information is logged in local registers of regmst and software is able to determine the problematic module by reading them. Software also can assert soft reset by writing to the soft-reset register, which results in regmst broadcasting a synchronous reset signal to all downstream modules so that all sequential logic (FSM in regslv, all flip-flops, bridge components, etc.) can be reset to prevent reg_tree from being stuck in waiting for response (ack_v1d).

regmst module does not support outstanding transactions, so the process logic is quite straitforward:

- 1. Once receiving an APB transaction, addr_decoder in regmst decodes the **absolute address** to determine whether current access belongs to its downstream modules
- 2. regmst forwards access to the downstream regdisp module, then waits for response (ack_vld), and starts a timer as well.
 - If downstream modules responds with ack_vld asserted in reg_native_if, regmst responds to the upstream interconnect with PREADY asserted in APB interface, then mst_fsm resets timer and returns to idle state.
 - If a timeout event occurs, regmst logs current address, finishes the transaction with PREADY and PSLVERR asserted, and returns fake data if it is a read transaction, and asserts the interrupt signal.
 - Software sets the soft-reset register inside regmst which then asserts global synchronous reset signal to all downstream modules.

With regard to clock domain, regmst runs on the register native domain (typically 50MHz).

Table 2.8 shows port definitions of regmst.

// TODO

Port Direction Width Description

Table 2.8 regmst port definition

2.4 Register Dispatcher (regdisp)

The immediate sub-addrmap instance of root addrmap or any addrmap instance which is assigned *hj_gendisp* = *true* corresponds to a regdisp module, and the RTL module name (also file name) is regdisp_<suffix>, where <suffix> is current addrmap instance name in SystemRDL.

regdisp is responsible for one-to-many access request dispatch like an inverse multiplexor, and it is the only module in reg_tree that can connect multiple downstream modules which may be regs1v modules implementing internal registers, 3rd party IPs, external memories or another regdisp module via reg_native_if. Figure 2.9 shows the architecture of regdisp.




Figure 2.9 regdisp architecture

As Figure 2.9 shows, regdisp has additional optional functionalities based on design requirements described in SystemRDL by explicitly assigning user-defined properties such as hi_use_abs_addr, hi_use_upstream_ff, hi_use_backward_ff in addrmap components (see 3.1.10 Addrmap Component):

- Convert absolute address to base offset in reg_native_if::addr (assign hj_use_abs_addr = false in current addrmap representing for regdisp)
 - o If base address of the downstream module is aligned, simply clip several high bits of addr. For example,

```
// cut 48 higher bits and reserve only 16 lower bits
assign addr_pre[0] = {48'b0, addr_imux[0]][15:0]};
```

Otherwise, generate a subtractor. For example,

```
// base address is 0x20c
assign addr_pre[0] = addr_imux[0] - 64'h20c;
```

- Insert DFFs alongside the forward datapath of reg_native_if (assign hj_use_upstream_ff = true in immediate sub-addrmap of current addrmap representing for regdisp)
- Insert a DFF alongside the backward datapath of reg_native_if (assign hj_use_backward_ff = true in current addrmap representing for regdisp)

With regard to clock domain, regdisp runs on the register native domain (typically 50MHz).

Table 2.10 shows port definitions of regdisp.

// TODO

Port	Direction	Width	Description
upstream_req_vld	input	1	
upstream_ack_vld	output	1	
upstream_wr_en	input	1	
upstreamrd_en	input	1	
upstream_addr	input	BUS_ADDR_WIDTH	
upstream_wr_data	input	BUS_DATA_WIDTH	
upstreamrd_data	output	BUS_DATA_WIDTH	


Port	Direction	Width	Description
downstream_req_vld	output	1	
downstream_ack_vld	input	1	
downstream_wr_en	output	1	
downstreamrd_en	output	1	
downstream_addr	output	BUS_ADDR_WIDTH	
downstream_wr_data	output	BUS_DATA_WIDTH	
downstream_rd_data	input	BUS_DATA_WIDTH	

Table 2.10 regdisp port definition

2.5 Register Access Slave (regslv)

regslv modules are used to implement internal registers. Any addrmap instance which is assigned hj_genslv = true or an Excel worksheet corresponds to a regslv module, and the RTL module name (also file name) is regslv_<suffix>, where <suffix> is the addrmap instance name in SystemRDL or Excel worksheet name.

Figure 2.11 shows the architecture of regslv.



^{*} represents components are optional which depends on design requirements.

Figure 2.11 regslv architecture

regslv is the terminal node in reg_tree and its immediate parent node is regdisp, so it does not forward any interface. Designers should use regdisp if they want to forward interface to 3rd party IPs or external memories.

Table 2.12 shows port definition of regslv.

// TODO

Port Direction Width Description

Table 2.12 regslv port definition

2.6 Register and Field

field is the structural component at the lowest level. The field architecture is shown in Figure 2.13.




Figure 2.13 field architecture

The field module implements hardware and software access types defined in Excel worksheets, SystemRDL and IP-XACT files.

sw_ctrl unit corresponds to software access (read and write) types of registers. It uses software access signals from slv_fsm in regslv, which are
initially forwarded by reg_native_if from upstream modules.

All supported software access types are listed in Table 2.14 and Table 2.15. field can be readable and writeable, write only once, and has some read or write side-effects on software behavior. Additionally, *alias* and *shared* property in SystemRDL can be used to describe reg if designers wants to generate registers with more than one software address locations and access types but only one physical implementation. If *alias* or *shared* property is assigned in SystemRDL, a corresponding number of software control (sw_ctrl) units will be generated. For simple register description without *alias* or *shared* property, there is only one sw_ctrl instance in field RTL.

Software Read Type	Description
NA	not allowed to read (if read, read data are all 0's)
R	able to read, no side effect
RCLR	all bits of the field are cleared to 0 after read
RSET	all bits of the field are set to 1 after read

Table 2.14 supported software read types

Software Write Type	Description
W1	write once (only first write after reset is valid)
WOCLR	bitwise write 1 to clear (field = field & ~write_data)
WOSET	bitwise write 1 to set (field = field write_data)
WOT	bitwise write 1 to toggle (field = field ^ write_data)
WZS	bitwise write 0 to set (field = field ~write_data)
WZC	bitwise write 0 to clear (field = field & write_data)
WZT	bitwise write 0 to toggle (field = field ~^ write_data)

Table 2.15 supported software write types

hw_ctrl unit corresponds to hardware access types of registers. It simply uses hw_pulse and hw_value for hardware access, and these two signals also appear in regslv module port declaration if the field instance they belong to are writeable on hardware behavior.

All supported hardware access types are listed in Table 2.16.

Hardware Access Type	Description
R	read only, thus <field_name>pulse and <field_name>next_value are not generated as regslv ports</field_name></field_name>
W	write only, thus <field_name>curr_value are not generated as regslv ports</field_name>
RW	able to read and write when hw_pulse is asserted
CLR	bitwise write to clear, and hw_pulse input is ignored
SET	bitwise write to set, and hw_pulse input is ignored


Table 2.16 supported hardware access types

All supported sodtware and hardware access types also can be found in the verilog header file field_attr.vh.

Note: hw_pulse and hw_value correspond to <field_inst_name>__pulse and <field_inst_name>__next_value as port names of regslv, and field_value corresponds to <field_inst_name>__curr_value as the port name of regslv.

Additionally, there are some other advanced features in SystemRDL that can be implemented and generated as RTL code. See more in SystemRDL Coding Guideline.

field is concatenated to form register and mapped into address space for software access, as shown in Figure 2.17.



* registers may be alias or shared multiple times

Figure 2.17 fields are concatenated to form registers (software view)

3. SystemRDL Coding Guideline

SystemRDL is a language for the design and delivery of intellectual property (IP) products used in designs. SystemRDL semantics supports the entire life-cycle of registers from specification, model generation, and design verification to maintenance and documentation. Registers are not just limited to traditional configuration registers, but can also refer to register arrays and memories.

This chapter is based on the SystemRDL 2.0 Specification. In other words, it specifies a subset of SystemRDL syntax and features to use, and some predefined properties under this framework. What's more significant, except for general concepts and rules which may not be covered in 3.1

General Concepts, Rules, and Properties completely, HRDA Tool only interpret SystemRDL features mentioned in this chapter, namely other features are not supported and make no sense or even raise some unknown error in the tool back-end generation process.

3.1 General Concepts, Rules, and Properties

Def: Some definition marks and conventions in this chapter:

• [] indicates optional parameters. For example, the value assignment is optional in the following line:

```
default property_name [= value];
```

• {} indicates items that can be repeated zero or more times. For example, the following shows one or more universal properties can be specified for this command:

```
mnemonic_name = value [{{universal_property;}*}];
```

• * signifies that parameter can be repeated. For example, the following line means multiple properties can be specified for this command:

```
field {[property;]*} name = value;
```

3.1.1 Component Definition

A component in SystemRDL is the basic building block or a container which contains properties that further describe this component's behavior. There are several structural components in SystemRDL: field, reg, mem, regfile, and addrmap. All structural components are supported in HRDA Tool, and their mappings to RTL module are as follows:

- field describes fields in registers.
- reg describes registers that contains many fields
- regfile is used to pack the same sort of registers together to make it easier to orgnize them and understand their meaning. regfile is also used to allocate an base address.
- addrmap: similar to regfile on packing register and allocating addresses. What's different and more important, some types of addrmap
 defines the RTL code generation boundary. There are six types of addrmap which corresponds to the entire reg_network, regmst, regdisp,
 regslv, 3rd party IP and flattened address map respectively, and they are distinguished by user-defined properties in HRDA (see 3.1.10
 Addrmap Component).

Additionally, HRDA supports a non-structural component, signal. Signals are used to describe synchronous resets of field. But SystemRDL specification does not seem to allow direct reference to signal components in property assignment by their names, so HRDA implements it by assigning a string to a user-defined property named hj_syncresetsignal, see 3.1.5 Signal Component) and 3.1.6 Field Component.

SystemRDL components can be defined in two ways: definitively or anonymously.

- Definitive defines a named component type, which is instantiated in a separate statement. The definitive definition is suitable for reuse.
- Anonymous defines an unnamed component type, which is instantiated in the same statement. The anonymous definition is suitable for components that are used once.

A definitive definition of a component appears as follows.

```
component new_component_name [#(parameter_definition [, parameter_definition]*)]
{[component_body]} [instance_element [, instance_element]*];
```

An anonymous definition (and also instantiation) of a component appears as follows.

```
component {[component_body]} instance_element [, instance_element]*;
```

More explanations:

- component is one of the keywords mentioned above (field, reg, regfile, addrmap, signal).
- For a definitively defined component, new_component_name is the user-specified name for the component.
- For a definitively defined component, parameter_definition is the user-specified parameter as defined like this:

```
parameter_type parameter_name [= parameter_value]
```

where parameter_type is a type reference taken from the list of SystemRDL types, parameter_name is a user-specified parameter name, and parameter_value is an expression whose resolved type should be consistent with parameter_type.

· For an anonymously defined component, instance_element is the description of instantiation attributes, as defined like this:

```
instance_name [{[constant_expression]}* | [constant_expression : constant_expression]][addr_alloc]
```

- The component_body is comprised of zero or more of the following.
 - Default property assignments
 - o Property assignments
 - o Component instantiations
 - o Nested component definitions
- The first instance name of an anonymous definition is also used as the component type name.
- The address allocation operators like stride (+=), alignment (%), and offset (@) of anonymous instances are the same as the definitive instances. See 3.1.4.3 Address Allocation Operator for more information.

Components can be defined in any order, as long as each component is defined before it is instantiated. **All structural components (and signals)** need to be instantiated before being generated.

Here is an example for register definition, where the register myReg is a definitive definition, and the field data is an *anonymous* definition (also instantiation):

```
reg myReg #(longint unsigned SIZE = 32, boolean SHARED = true) {
   regwidth = SIZE;
   shared = SHARED;
   field {} data[SIZE - 1];
};
```

For more details, see SystemRDL 2.0 Specification Chapter 5.1.1.

3.1.2 Component Instantiation and Parameterization

In a similar fashion to defining components, SystemRDL components can be instantiated in two ways.

• A definitively defined component is instantiated in a separate statement, as follows:

```
type_name [#(parameter_instance [, parameter_instance]*)] instance_element [, instance_element]*;
```

For example:

```
// myReg is defined before
myReg reg_0, reg_1, reg_2;
```

• An anonymously defined component is instantiated in the statement that defines it. For example:

```
// The following code fragment shows a simple scalar field component instantiation
field {} myField; // single bit field instance named "myField"

// The following code fragment shows a simple array field component instantiation.
field {} myField[8]; // 8 bit field instance named "myField"
```

Parameters can be overwritten during component instantiation. Here is an example:

```
addrmap myAmap {
    myReg reg32;
    myReg reg32_arr[8];
    myReg #(.SIZE(16)) reg16;
    myReg #(.SIZE(8), .SHARED(false)) reg8;
};
```

For more details, see SystemRDL 2.0 Specification Chapter 5.1.2.

3.1.3 Component Property

In SystemRDL, components have various properties to determine their behavior. For built-in properties, there are general component properties and specific properties for each component type (field, reg, addrmap, etc.) in SystemRDL. Each property is associated with at least one data type (HRDA supports boolean, string, bit, longint unsigned, accesstype, addressingtype, onreadtype, onwritetype, precedencetype, array). In addition to build-in properties, SystemRDL also supports for user-defined properties, and HRDA tool pre-defines some user-defined properties to assist RTL module generation process, which are concretely specified in following chapters of each component type.

3.1.3.1 Property Assignment

A property assignment appears as follows:

```
property_name [= expression];
```

When expression is not specified, it is presumed the property_name is of type boolean and the default value is set to true.

For example:

```
field myField {
    rclr; // Bool property assign, set implicitly to true
    woset = false; // Bool property assign, set explicitly to false
    name = "my field"; // string property assignment
    sw = rw; // accesstype property assignment
};
```

3.1.3.2 Property Default Value

Default values for a given property can be set within the current or any enclosing lexical scope. Any components defined in the same or enclosed lexical scope as the default property assignment shall use the default values for properties in the component not explicitly assigned in a component definition. A specific property default value shall only be set once per scope. A default property assignment appears as follows.

```
default property_name [= value];
```

When the value is not specified, the property shall be assigned the boolean value true.

For example:

3.1.3.3 Dynamic Assignment

Properties can be assigned in two ways. One is at the definition time like the example above, the other way is called *dynamic assignment* using the -> operator. For example:

```
reg {
    field {} f1;
    f1->name = "New name for Field 1";
} some_reg[8];

some_reg->name = "This value is applied to all elements in the array";
some_reg[3]->name = "Only applied to the 4th item in the array of 8";
```

Dynamic assignment allows the designer to overwrite or assign properties outside component definitions, thus provides much convenience for component instantiation.

3.1.3.4 Supported General Properties

All general component properties supported by HRDA are described in Table 3.1, and other supported component-specific properties are also discussed in following chapters.

Property	Description	Type	Dynamic Assignment
name	Specifies a more descriptivename (for documentation purposes).	string	Supported
desc	Describes the component's purpose.	string	Supported

Table 3.1 all supported general component properties

3.1.4 Instance Address Allocation

The offset of an component instance is relative to its parent component instance. If an instance is not explicitly assigned an address using address allocation operators (see Address Allocation Operator), HRDA assigns addresses according to the alignment and addressing mode. The address of an instance from the top-level addrmap is calculated by adding the instance offset and the offset of all its parent instances.

3.1.4.1 Alignment

The alignment property supported in addrmap and regfile components defines the byte value of which addresses of all instances inside the corresponding addressable component instance shall be a integral multiple. The value of alignment shall be a power of two (\$2^N\$) and is inherited by all child component instances. By default, instantiated components shall be aligned to a multiple of their width (e.g., the address of a 64-bit register is aligned to the next 8-byte boundary).

A simple example:

```
regfile fifo_rfile {
   alignment = 8;
   reg {field {} a;} a; // Address of 0
   reg {field {} a;} b; // Address of 8. Normally would have been 4
};
```

3.1.4.2 Addressing Mode

The addressing property can only be used in addrmap component. There are three addressing modes: compact, regalign (default), and fullalign.

• compact specifies the components are packed tightly together but are still aligned to the accesswidth parameter. Examples are as follows.

regalign (default) specifies the components are packed in a way that each component's start address is a multiple of its size (in bytes). Array
elements are aligned according to the individual element's size (this results in no gap between the array elements). This generally results in
simpler address decode logic. Examples are as follows.

• fullalign The assigning of addresses is similar to regalign except for arrays. The alignment value for the first element in an array is the size in bytes of the whole array (i.e., the size of an array element multiplied by the number of elements), rounded up to nearest power of two. The second and subsequent elements are aligned according to their individual size (so there are no gaps between the array elements).

3.1.4.3 Address Allocation Operator

When instantiating reg, regfile, mem, or addrmap, the address may be assigned using one of following address allocation operators.

• offset (@): It specifies the address for the instance.

```
addrmap top {
  regfile example{
    reg some_reg {
    field {} a;
    };
    some_reg a @0x0;
    some_reg b @0x4;
    // Implies address of 8
    // Address 0xC is not implemented or specified
    some_reg c;
    some_reg d @0x10;
    };
};
```

• stride (+=): It specifies the address stride when instantiaing an array of components (controls the spacing of the components). The address stride is relative to the previous instane's address. It is only used for arrayed addrmap, regfile, reg, or mem.

• alignment (%): It specifies the alignment of address when instantiaing a component (controls the alignment of the components like property alignment does). The initial address alignment is relative to the previous instance's address. @ and %= are mutually exclusive per instance.

3.1.5 Signal Component

The signal component does not support any property other than general properties in Table 3.1, and all signals are treated and used as synchronous reset of field components, thus the user-defined property hj_syncresetsignal can be only assigned in field components.

For example:

```
addrmap foo {
    signal {} mySig;
};
```

3.1.6 Field Component

3.1.6.1 RTL Naming Convention

Each field instance in SystemRDL will be generated to a field module instance in regslv RTL module. In generated RTL code, stem name of field is <reg_inst_name>__<field_inst_name>. Other signals belong to the field are named by prefixing/suffixing elements.

For example, register instance name is ring_cfg, field instance name is rd_ptr:

- 1. field instance name is x_<stem> (prefixed with x__): x__ring_cfg__rd_ptr
- 2. output port name for current field value is <stem>__curr_value: ring_cfg__rd_ptr__curr_value
- 3. input port for update its value from hardware is <stem>__next_value: ring_cfg__rd_ptr__next_value
- 4. input port for qualifying the input update value is <stem>_pulse: ring_cfg_rd_ptr_pulse

3.1.6.2 Description Guideline

All specific properties supported in field component besides general component properties in Table 3.1 are listed in Table 3.2

Property	Description	Туре	Default	Dynamic Assignment
fieldwidth	Width of field.	longint unsigned	1	Not Supported
reset	Reset value of field.	bit	0	Supported
hj_syncresetsignal	Signal names used as synchronous reset of the field.	reference		Supported
name	Specifies a more descriptive name (for documentation purposes).	string		Supported
desc	Describes the component's purpose. MarkDown syntax is allowed	string	ш	Supported
SW	Software access type, one of rw, r, w, rw1, w1, or na.	access type	rw	Supported
onread	Software read side effect, one of rclr, rset.	onreadtype	na	Supported
onwrite	Software write side effect, one of woset, woclr, wot, wzs, wzc, wzt, or na.	onwritetype	na	Supported
swmod	Populate an output signal which is asserted when field is modified by software (written or read with a set or clear side effect).	boolean	false	Supported
swacc	Populate an output signal which is asserted when field is read.	boolean	false	Supported
singlepulse	Populate an output signal which is asserted for one cycle when field is written 1.	boolean	false	Supported
hw	Hardware access type, one of rw, or r	access type	r	Not Supported
hwclr	Hardware clear. field is cleared upon assertion on hardware signal in bitwise mode.	boolean	false	Supported
hwset	Hardware set. field is set upon assertion on hardware signal in bitwise mode.	boolean	false	Supported
precedence	One of hw or sw, controls whether precedence is granted to hardware (hw) or software (sw) when contention occurs.	precedencetype	SW	Supported

Table 3.2 supported field component properties

More explanations:

hj_syncresetsignal is an user-defined property that refer to signal components used as synchronous reset for field instances. By default, a field doesn't have synchronous reset. Register designers can set hj_syncresetsignal property to specify multiple synchronous reset signals. For example:

```
reg REG_def {
    regwidth = 32;
    field {
        sw = rw;
    } FIELD_0[31:0] = 0xaaaaaaaa;
};
signal {} srst_1, srst_2, srst_3;

REG_def REG1_SRST;
REG1_SRST.FIELD_0 -> hj_syncresetsignal = "srst_1,srst_2,srst_3";
```

Each synchronous reset signal must be active high and one clock cycle wide. Reset value of synchronous reset is the same as that of asynchronous reset. Assigning hj_syncresetsignal property in a field instance will generate extra input ports in the corresponding field RTL module and the parent regslv module as a synchronous reset signal.

When singlepulse is true, onwrite property is ignored.

Current value of field (<stem>__curr_value) always exists as an output port in regslv. If hw = rw, two more inputs are populated (<stem>__next_value and <stem>__pulse) for updating field value from user logic. If value from hardware is expected to be continously updated into field, user should tie <stem>__pulse to 1'b1. If either hwclr or hwset is true (they are mutually exclusive), field module use <stem>__next_value in bitwide mode and ignores <stem>__pulse. Each pulse in <stem>__next_value will clear or set corresponding bit on field.

```
field {sw=rw; hw=r;} f1[15:0] = 1234;
field f2_t {sw=rw; hw=r;};

f2_t f2[16:16] = 0;
f2_t f3[17:17] = 0;

field {
    sw=rw;
    hw=r;
} f4[31:30] = 0;

field {
    sw=rw; hw=r;
} f5[29:28] = 0;
```

3.1.7 Register Component

3.1.7.1 RTL Naming Convention

Each reg instance is a concatenation of field instance. In RTL code, no module is implemented for Register. Instead, an always_comb block is used to concatenate curr_value of field. For example:

```
// ring_cfg
always_comb begin
  ring_cfg[31:0] = 32'd0;
  ring_cfg[31] = ring_cfg__ring_en__curr_value;
  ring_cfg[7:4] = ring_cfg__ring_size__curr_value[3:0];
end
```

All field components in a reg share same register rd_en, wr_en, and wr_data. HRDA tool will connect the correct signal from address decoder to field instances.

3.1.7.2 Description Guideline

Register definitions are all considered to be internal. external is only applied on regfile instances.

Additionally, alias property is supported on regsiter instances within regfile.

An *alias register* is a register that appears in multiple locations of the same address map. It is physically implemented as a single register such that a modification of the register at one address location appears at all the locations within the address map. From the perspective of software, the accessibility of this register may be different in each address location of the address block.

Alias registers are allocated addresses like physical registers and are decoded like physical registers, but they perform these operations on a previously instantiated register (called the primary register). Since alias registers are not physical, hardware access and other hardware operation properties are not used. Software access properties for the alias register can be different from the primary register. For example:

```
reg some_intr_r { field { level intr; hw=w; sw=r; woclr; } some_event; };
addrmap foo {
   some_intr event1;

   // Create an alias for the DV team to use and modify its properties
   // so that DV can force interrupt events and allow more rigorous structural
   // testing of the interrupt.
   alias event1 some_intr event1_for_dv;
   event1_for_dv.some_event->woclr = false;
   event1_for_dv.some_event->woset = true;
};
```

Another similar property, shared, allows the same physical register to be mapped in different address locations.

Registers which share or alias the same reg type are all generated in the same regslv. alias registers only can be used in one addrmap. shared registers can be used across different addrmap instances whose hj_flatten_addrmap is assigned to true to make them integrated in the same regslv RTL module.

All specific properties supported in reg component besides general component properties in Table 3.1 are listed in Table 3.3.

Property	Notes	Туре	Default	Dynamic Assignment
regwidth	Width of Register.	longint unsigned	32	Not Supported
accesswidth	Minimum software access width operation performed on the register.	longint unsigned	32	Not Supported
shared	Defines a register as being shared in different address maps.	boolean	false	Not Supported

Table 3.3 supported register component properties

3.1.7.3 Example

```
reg my64bitReg {
    regwidth = 64;
    field {} a[63:0]=0;
};
reg my32bitReg { regwidth = 32;
    accesswidth = 16;
    field {} a[16]=0;
    field {} b[16]=0;
};
```

3.1.8 Regfile Component

3.1.8.1 Description Guideline

A regfile is a logical group of registers and subordinate regfile instances. It packs registers together and provides address allocation support, which is useful for introducing address gap between registers. The only difference between the regfile and the address map (addrmap) is that an addrmap instance defines an RTL implementation boundary while a regfile instance does not.

When regfile is instantiated within another regfile, HRDA considers inner regfile instances are flattened and concatenated to form a larger regfile. So regfile nesting is just a technique to organize register descriptions.

SystemRDL allows *external* to be applied on regfile instances, but HRDA tool ignores *external* declaration on regfile instances. regfile instances are always considered as a pack of registers.

All specific properties supported in regfile component besides general component properties in Table 3.1 are listed in Table 3.4.

Property	Notes	Туре	Default	Dynamic Assignment
alignment	Specifies alignment of all instantiated components in the associated register file.	longint unsigned		Not Supported

Table 3.4 supported regfile component properties

3.1.8.2 Example

```
regfile myregfile #(.A (32)) {
   alignment = 32;
   reg { field {} field0; } reg0;
}
```

3.1.9 Memory Description

3.1.9.1 Descriptions Guideline

Memory (mem) instances **should always be declared as** *external* **during instantiation**. As Figure 2.1 shows, external memories can only be forwarded by regdisp modules, so the parent of mem instances in SystemRDL should be Type 3 addrmap (see 3.1.10 Addressmap Component).

All specific properties supported in mem component besides general component properties in Table 3.1 are listed in Table 3.5.

Property	Notes	Type	Default	Dynamic
Property	Notes	туре	Delault	Assignment

Property	Notes	Туре	Default	Dynamic Assignment
mementries	The number of memory entries, a.k.a memory depth.	longint unsigned		Not Supported
memwidth	The memory entry bit width, a.k.a memory width.	longint unsigned		Not Supported
hj_cdc	Whether to generate a clock domain crossing (CDC) module from register native domain to target domain.	boolean	false	Supported
hj_use_upstream_ff	Whether to insert flip-flops for reg_native_if from upstream regdisp.	boolean	false	Supported

Table 3.5 supported memory component properties

If memwidth is larger than bus accesswidth and each memory entry occupies \$N\$ address slots where \$N\$ should be power of 2 (\$2^i\$) to simplify decode logic, reg_native_if from upstream regdisp to this memory will implement a snapshot register to atomically read/write memory entries, and the converted interface has a ADDR_WIDTH and DATA_WIDTH matching this memory.

If hj_cdc is assigned to true, reg_native_if from upstream regdisp to memory will conduct clock domain crossing (CDC).

If hj_use_upstream_ff is assigned to true, flip-flops will be inserted to reg_native_if from upstream regdisp to this memory to improve timing performance.

3.1.9.2 Example

```
mem fifo_mem {
    mementries = 1024;
    memwidth = 32;
};
```

3.1.10 Addrmap Component

An address map component (addrmap) is able to contain registers (reg), register files (regfile), memories (mem), and other address maps and assigns address to each structural component instance. Non-structural signal components also can be defined and instantiated inside addrmap. An addrmap instance defines the boundry of RTL implementations, and there are six types of addrmap instances:

- Type 1: represents for the entire register network (reg_network). It only can and should be defined as the root addrmap at SoC level.
- Type 2: represents for regmst module (see 2.3 Register Access Master (regmst)). It only can and should be defined as the immediate child of Type 1 addrmap at SoC level, and serves as a root node of SoC-level reg_tree.
- Type 3: represents for regdisp module (see 2.4 Register Dispatcher (regdisp)). It can be instantiated as the immediate child of Type 2 addrmap to forward transactions from regmst to many other modules, or serves as a root node of subsystem-level reg_tree which receives transactions from SoC-level regdisp. Additionally, nested Type 3 addrmap instantiation (another regdisp under current regdisp) is supported.
- Type 4: represents for regslv module (see 2.5 Register Access Slave (regslv)).
- Type 5: represents for 3rd party IP so no RTL module is generated by HRDA. According to the design principle that 3rd party IP access interface can only be forwarded by regdisp, its parent addrmap instance must be Type 3. Imported IP-XACT (.xml) files will be automatically treated as a Type 5 addrmap definition, and designers can just instantiate them without any other user-defined properties assigned.
- Type 6: like regfile, it is flattened in its parent addrmap instance which must be Type 4.

Only Type 1, Type 3 and Type 4 and Type 5 addrmap can be the root addrmap in SystemRDL.

Different types of addrmap are distinguished by following user-defined properties: hj_gennetwork, hj_genmst, hj_gendisp, hj_genslv, hj_3rd_party_ip and hj_flatten_addrmap, as listed in Table 3.6. All of these properties are mutually exclusive.

hj_gennetwork	hj_genmst	hj_gendisp	hj_genslv	hj_3rd_party_ip	hj_flatten_addrmap	addrmap type	module	usage
true	false	false	false	false	false	Type 1	reg_network	Represent for the whole register network.

hj_gennetwork	hj_genmst	hj_gendisp	hj_genslv	hj_3rd_party_ip	hj_flatten_addrmap	addrmap type	module	usage
false	true	false	false	false	false	Type 2	regmst	Generate a regmst module as the root node of SoC- level reg_tree.
false	false	true	false	false	false	Type 3	regdisp	Generate a regdisp module to handle one-to- many transaction dispatch.
false	false	false	true	false	false	Type 4	regslv	Generate a regslv module to implement internal registers.
false	false	false	false	true	false	Type 5	3rd party IP	Forward a reg_native_if to this IP from regdisp.
false	false	false	false	false	true	Type 6	no module	All contents in the addrmap is flattened in its parent Type 4 addrmap. shared property to map same register into different address spaces

Table 3.6 user-defined properties to recognize different types of addrmap

With regard to address allocation, each structural component might have already assigned address offset to its internal component instances, and addrmap further adds its base address to them. After the root (top-level) addrmap finishes assigning base address, absolute address allocation of all structural component instances are settled.

Note: The Type 1 root (top-level) addrmap only needs a definition name and its base address is automatically assigned to 0x0. Any instantiation introduced in 3.1.2 Component Instantiation and Parameterization and address allocation introduced in 3.1.4 Instance Address Allocation to the root addrmap will trigger error in SystemRDL Compiler.

3.1.10.1 RTL Naming Convention

Naming conventions of RTL module name (also file name) for six types of addrmap are as follows.

- Type 1: no RTL module.
- Type 2: regmst_<suffix>, where <suffix> is the **definition name** of top-level addrmap.
- Type 3: regdisp_<suffix>, where <suffix> is the instance name of addrmap.
- Type 4: regslv_<suffix>, where <suffix> is the instance name of addrmap, or the file name of Excel worksheet.
- Type 5: no RTL module (only forward interface).
- Type 6: no RTL module (already flattened).

3.1.10.2 Description Guideline

All specific properties supported in addrmap component besides general component properties in Table 3.1 are listed in Table 3.7.

Property	Notes	Туре	Default	Dynamic Assignment
hj_gennetwork	Whether current addrmap represents for the whole register network at SoC level.	boolean	false	Supported
hj_genmst	Whether to generate a regmst for this addrmap.	longint unsigned	false	Supported
hj_gendisp	Whether to generate a regdisp for this addrmap.	longint unsigned	false	Supported
hj_genslv	Whether to generate a regslv for this addrmap.	longint unsigned	false	Supported
hj_flatten_addrmap	Whether current addrmap is flattened in its parent addrmap so no RTL module will be generated.	longint unsigned	false	Supported
hj_3rd_party_ip	Whether current addrmap represents for 3rd party IP.	longint unsigned	false	Supported
hj_cdc	Whether to generate a clock domain crossing (CDC) module from register native domain to target domain.	boolean	false	Supported
hj_use_abs_addr	Whether to use absolute address as input in current module.	boolean		Supported
hj_use_upstream_ff	Whether to insert flip-flops for reg_native_if from upstream regdisp to current module.	boolean	false	Supported
hj_use_backward_ff	Whether to insert flip-flops for reg_native_if from current regdisp to upstream regdisp or regmst.	boolean	false	Supported
alignment	Specifies alignment of all instantiated components in the address map.	longint unsigned		Not Supported
addressing	Controls how addresses are computed in an address map.	addressingtype		Not Supported
rsvdset	The read value of all fields not explicitly defined is set to 1 if rsvdset is true; otherwise, it is set to 0.	boolean	true	Not Supported
msb0	Spcifies register bit-fields in current addrmap are defined as 0:N versus N:0. This property affects all fields in current addrmap.	boolean	false	Not Supported
lsb0	Spcifies register bit-fields in current addrmap are defined as N:0 versus 0:N. This property affects all fields in current addrmap.	boolean	true	Not Supported

Table 3.7 other supported addrmap component properties

More explanations:

- The default for the *alignment* shall be the address is aligned to the width of the component being instantiated (e.g., the address of a 64-bit register is aligned to the next 8-byte boundary).
- All alignment values shall be a power of 2 (1, 2, 4, etc.) and shall be in units of bytes.
- hj_cdc is allowed to be assigned in Type 4 and Type 5 addrmap instances. RTL modules corresponding to these addrmap instances are connected to a regdisp module. If it is assigned to true, reg_native_if from upstream regdisp to current module is at the target clock domain after clock domain crossing (CDC).
- hj_use_abs_addr defaults to and must be false in Type 4 addrmap because the address decoder inside regslv module uses address offset to access internal registers, and defaults to true in Type 2 and Type 3 addrmap because regmst and regdisp modules use absolute address to receive, monitor and forward transactions.
- hj_use_upstream_ff is used in Type 3, Type 4 and Type 5 addrmap. If it is assigned to true, flip-flops will be inserted to reg_native_if from upstream regdisp to current module to improve timing performance (implemented in upstream regdisp, seeFigure 2.9).
- hj_use_backward_ff is used only in Type 3 addrmap representing for regdisp. If it is assigned to true, flip-flops will be inserted to reg_native_if after many-to-one multiplexor from downstream modules in current regdisp, see Figure 2.9.
- msb0 and lsb0 are mutually exclusive.

3.1.10.3 Example

```
addrmap some_map {
   desc="xxx";
```

```
// Shared property tells compiler this register
        // will be shared by multiple addrmaps
        field {
          hw=rw;
          sw=r:
        } stat1 = 1'b0;
    reg some_axi_reg {
      field {
           desc="credits on the AXI interface";
           } credits[4] = 4'h7; // End of field: {}
    }; // End of Reg: some_axi_reg
    reg some_ahb_reg {
        field {
           desc="credits on the AHB Interface";
           } credits[8] = 8'b00000011;
    }; // End of Reg: some_ahb_reg
    addrmap {
        littleendian;
        some_ahb_reg ahb_credits; // Implies addr = 0
        status ahb_stat @0x20; // explicitly at address=20
        ahb_stat.stat1->desc = "bar"; // Overload the registers property in this instance
    } ahb;
    addrmap \{\ //\ {\tt Define}\ {\tt the}\ {\tt Map}\ {\tt for}\ {\tt the}\ {\tt AXI}\ {\tt Side}\ {\tt of}\ {\tt the}\ {\tt bridge}
        bigendian; // This map is big endian
        some_axi_reg axi_credits; // Implies addr = 0
status axi_stat @0x40; // explicitly at address=40
        axi_stat.stat1->desc = "foo"; // Overload the registers property in this instance
    } axi;
} some_map;
```

3.1.11 Other User-defined Property (Experimental)

```
// TODO
hj_skip_reg_mux_dff_0
hj_skip_reg_mux_dff_1
hj_skip_ext_mux_dff_0
hj_skip_ext_mux_dff_1
hj_reg_mux_size
hj_ext_mux_size
```

3.2 Overall Example

Overall example also can be generated by command hrda template -rdl (see 5.2 Command Options and Arguments).

```
// this is an addrmap definition
// it will be instantiated in the top-level (root) addrmap below and
// represents for a regslv module
// in order to generate a regslv module to implement internal registers,
// designers need assign:
//
   hj_genslv = true;
addrmap template_slv {
   hj_genslv = true;
   name = "template_slv";
   desc = "[Reserved for editing]";
    signal {
       name = "srst_10";
       desc = "[Reserved for editing]";
       activehigh;
    } srst_10;
    // register definitions start here
    reg {
       name = "TEM";
       desc = "Template Register";
       regwidth = 32;
        // field definitions start here
        field {
            name = "FIELD_1";
            desc = "[Reserved for editing]";
            sw = r; onread = rclr;
            hw = rw;
            hj_syncresetsignal = "srst_10";
        FIELD_1[17:17] = 0x0;
        field {
           name = "FIELD_2";
           desc = "[Reserved for editing]";
           sw = rw; onread = rset; onwrite = woset;
           hw = rw; hwclr;
        FIELD_2[16:14] = 0x0;
        field {
           name = "FIELD_3";
            desc = "[Reserved for editing]";
           sw = rw; onwrite = wot;
           hw = rw; hwset;
        FIELD_3[13:13] = 0x1;
    } TEM @0x0;
};
// if designers only need a regslv module, following example two-level hierarchy is not used,
// and only regslv above is used.
// regdisp is at the top level and it can forward transactions to
// downstream regdisp, regslv, memory and 3rd party IP
addrmap template_disp {
   hj_gendisp = true;
    // instantiate an addrmap defined above to generate a regslv module,
    // or designers can define and instantiate addrmap here
    template_slv template_slv;
};
```

4. Excel Worksheet Guideline

This guideline is provided for designers who are not familiar with SystemRDL and want to generate simple registers and address mappings.

4.1 Table Format



Figure 4.1 Excel worksheet template (Chinese version)




Table 4.2 Excel worksheet template (English version)

Designers shall refer to this template generated by Template Generator, and arrange several tables corresponding to more than one registers in the worksheet in a way that a few blank lines separate each table.

Register elements are as follows.

- Register Name: consistent with the name property in SystemRDL. It is used to help understand register functionality which will be shown on HTML documents.
- Address Offset: each Excel worksheet is mapped to an addrmap component in SystemRDL and has a independent base address. Therefore, the address offset value filled in by the designer is based on the current worksheet's base address. It is recommended to start addressing from 0X0.
- Register Bitwidth: currently only 32 bit or 64 bit is supported. If 32-bit bus interface is used to connected to the whole system, the snapshot feature will be implemented in 64-bit registers.
- Register Abbreviation: consistent with the register instance name in SystemRDL and in module name in Verilog RTL.
- Register Description: consistent with the desc property in the SystemRDL. It is used to help understand register functionality which will be shown on HTML documents.
- Fields: define all fields including Reserved, listed in lines one by one.
 - Bit Range: indicates the location of the field in the form of xx:xx.
 - Field Name: corresponds to the field instance name of the generated RTL, also consistent with the name property in SystemRDL.

- Field Description: consistent with the desc property in SystemRDL.
- Software Read property (SW Read Type): consistent with the onread property in SystemRDL. R, RCLR and RSET are supported (see Table 2.15).
- Software Write property (SW Write Type): consistent with the onwrite property in SystemRDL. W, W1,WOC, WOS, WOT, WZC, WZS, WZT are supported (see Table 2.15).
- Hardware Type (HW Access Type): consistent with the hw property in SystemRDL. R, W, RW, CLR, SET are supported (see Table 2.16).
- Reset value: field reset value for synchronous and generic asynchronous reset signals.
- Synchronous Reset Signals: In addition to the generic asynchronous reset by default, declaration of independent, one or more synchronous reset signals are supported.

Degisners should keep items mentioned above complete, otherwise HRDA will raise error during Excel worksheet parse.

4.2 Rules

Follows are rules that designers should not violate when editing Excel worksheets.

- BASIC_FORMAT : Basic format constrained by regular expressions.
 - 1. the base address must be hexdecimal and prefixed with $\Theta X(x)$
 - 2. the address offset must be hexdecimal and prefixed with $\Theta X(x)$
 - 3. the register width can only be 32 or 64.
 - 4. supported field software read and write properties: R, RCLR, RSET, W, W1, WOC, WOS, WOT, WZC, WZS, WZT
 - 5. supported field hardware access properties: R, RW, SET, CLR
 - 6. field bit range is in xx:xx format
 - 7. the reset value is hexdecimal and prefixed with $\Theta X(x)$
 - 8. field synchronous reset signals is None if there is none, or there can be one or more, separated by , in the case of more than one
- **REG_ADDR**: Legality of the assignment of register address offsets.
 - 1. address offset is by integral times of the register byte length (called regalign method in SystemRDL)
 - 2. no address overlap is allowed in the same Excel worksheet
- FIELD_DEFINITION: Legality of field definitions.
 - 1. the bit order of multiple fields should be arranged from high to low
 - 2. the bit range of each field should be arranged in $[high_bit]:[low_bit] \ order$
 - 3. field bit range no overlap (3.1), and no omission (3.2)
 - 4. the reset value cannot exceed the maximum value which field can represent
 - 5. no duplicate field name except for Reserved
 - 6. the synchronous reset signal of the Reserved field should be None.
 - 7. no duplicate synchronous reset signal name in one field.

5. Tool Flow Guideline

This c	hapter	helps	designers	to	understand	how	to	use HRD	ıA.

5.1 Environment and Dependencies

- Available OS: Windows/Linux
- Python Version 3.7+
 - o systemrdl-compiler: https://github.com/SystemRDL/systemrdl-compiler
 - o PeakRDL-html: https://github.com/SystemRDL/PeakRDL-html
 - PeakRDL-uvm: https://github.com/SystemRDL/PeakRDL-uvm

5.2 Command Options and Arguments

5.2.1 General Options and Arguments

• -h,--help

Show help information.

• -v, --version

Show tool version.

5.2.2 Template Generator Options and Arguments

Subcommand hrda template is used to generate register templates in Excel worksheet (.xlsx) or SystemRDL (.rdl) format with following options and arguments.

• -h, --help

Show help information for hrda template.

-rdl

Generate a SystemRDL (.rdl) template.

-excel

Generate an Excel worksheet (.xlsx) template.

• -d,--dir [DIR]

Directory where the template will be generated. Default is current directory.

• -n,--name [NAME]

File name of the generated template, if there is a duplicate name, it will be automatically suffixed with a number. Default is template.xlsx.

• -rnum [RNUM]

Number of registers to be included in the generated template. Default is 1. This option is only for Excel worksheets with -excel option.

• -rname [TEM1 TEM2 ...]

Names of registers in the template to be generated. Default is TEM (also for abbreviation). This option is only for Excel worksheets with -excel option.

• -1, --language [cn | en]

Specify the language format of the generated template: cn/en, default is cn. This option is only for Excel worksheets with -excel option.

5.2.3 Paser Options and Arguments

Subcommand hrda parse is used to parse input Excel(.xlsx) worksheets and SystemRDL(.rdl) files, and compile them into a hierarchical model defined in systemrdl-compiler, with following options and arguments.

• -h, --help

Show help information for this subcommand.

```
• -f, --file [FILE1 FILE2 ...]
```

Specify the input Excel(.xlsx)/SystemRDL(.rdl) files, support multiple, mixed input files at the same time, error will be reported if any of input files do not exist.

• -1, --list [LIST]

Specify a file list text including all files to be read. Parser will read and parse files in order, if the file list or any file in it does not exist, an error will be reported.

Note that -f, --file or -l, --list options must be used but not at the same time. If so, warning message will be reported and parser will ignore the -l, --list option.

• -g, --generate

Explicitly specifying this option parses and converts all input Excel (.xlsx) files to SystemRDL (.rdl) files one by one, with separate addrmap for each Excel worksheet. When the input is all Excel (.xlsx) files, parser generates an additional SystemRDL (.rdl) file containing the top-level addrmap, which instantiates all child addrmaps.

If this option is not used, Parser will only conduct rule check and parse, thus no additional files will be generated.

• -m, --module [MODULE_NAME]

If -g, --generate option is specified, this option specifies top-level addrmap name and top-level RDL file name to be generated for subsequent analysis and further modification.

• -gdir, --gen dir [GEN DIR]

When using the -g, --generate option, this option specifies the directory where the files are generated, the default is the current directory.

5.2.4 Generator Options and Arguments

Subcommand hrda generate is used to generate Verilog RTL, documentations, UVM RAL model, C header Files, with following options and arguments.

• -h, --help

Show help information for this subcommand.

• -f, --file [FILE1 FILE2 ...]

Specify the input Excel (.xlsx) / SystemRDL (.rdl) files, support multiple, mixed input files at the same time, error will be reported if any of input files do not exist.

• -1, --list [LIST]

Specify a text-based file list including all files to be read. Parser will read and parse files in order, if the file list or any file in it does not exist, an error will be reported.

Note that -f, --file or -l, --list options must be used but not at the same time. If so, warning message will be reported and parser will ignore the -l, --list option.

• -m, --module [MODULE_NAME]

Used in the situation where all input files are Excel worksheets. Like -m option in parse sub-command, this option specifies top-level addrmap name and top-level RDL file name to be generated for subsequent analysis and further modification.

• -gdir, --gen_dir [dir]

Specify the directory where the generated files will be stored. If the directory does not exist, an error will be reported. Default is the current directory.

• -grtl, --gen_rtl

Specify this option explicitly to generate RTL Module code.

• -ghtml, --gen_html

Specify this option explicitly to generate the register description in HTML format.

• -gral, --gen_ral

Specify this option explicitly to generate the UVM RAL verification model.

• -gch,--gen_chdr

Specifying this option explicitly generates the register C header file.

• -gall,--gen_all

Specifying this option explicitly generates all of the above files.

5.3 Tool Configuration and Usage Examples

Before trying all below examples, please ensure that you can execute hrefa command. If execution of hrefa fails, first check that hrefa is in PATH, if not, try one of following possible solutions:

- switch to the source directory of the tool
- add the executable hrda to PATH
- use module tool and module load command for configuration, and it follows the RTL Standard Operating Procedure (rtl_sop).
 - clone the rtl_sop repository to your local directory or use git pull to get the latest version:

```
git clone http://10.2.2.2:2000/hj-micro/rtl_sop.git
```

o load modules:

```
module load [path_to_rtl_sop]/setup
module load inhouse/hrda
```

If you can execute <a href="hr

• Generate a register template in Excel format.

```
mkdir test
hrda template -excel test.xlsx -rnum 3 -rname tem1 tem2 tem3 -d ./test
hrda template -rdl -n test.rdl -d ./test
```

• Parse the Excel worksheet and generate corresponding SystemRDL files.

```
hrda parse -f test/test.xlsx -g -gdir . /test -m test_top
# another method: edit and save a list file
hrda parse -l test.list -g -gdir . /test -m test_top
```

• Generate RTL modules, HTML docs, UVM RAL and C header files

```
hrda generate -f test.xlsx -gdir . /test -grtl -ghtml -gral -gch
# another method: edit and save a list file
hrda generate -l test.list -gdir . /test -gall
```

6. Miscellaneous

filelist format:

```
# This is a comment.
# Excel files
.\test_1.xlsx
.\test_2.xlsx

# This is a comment.
# RDL files
# .\test_map.rdl
```

7. Errata

// TODO uvm access type mismatch

8. Bibliography

[1] Accellera: SystemRDL 2.0 Register Description Language