

# SystemRDL Guideline

Neo

2022/03/07

# CONTENTS

<b>1</b>	<b>Introduction</b>	<b>2</b>
<b>2</b>	<b>Field Description</b>	<b>3</b>
2.1	Naming Convention . . . . .	3
2.2	Description Guideline . . . . .	3
2.3	Examples . . . . .	4
<b>3</b>	<b>Regsiter Description</b>	<b>5</b>
3.1	Naming Convention . . . . .	5
3.2	Description Guideline . . . . .	5
3.3	Examples . . . . .	5
<b>4</b>	<b>User-defined Property</b>	<b>6</b>
4.1	syncresetsignal . . . . .	6
<b>5</b>	<b>Bibliography</b>	<b>7</b>

# 1

## INTRODUCTION

This document provides guideline for coding register module with SystemRDL ([1])

# 2

## FIELD DESCRIPTION

### 2.1 Naming Convention

Each RDL **field** will be generated to an instance of `field` module. In generated RTL, naming convention of field stem is `<reg_inst_name>__<field_inst_name>`. Other signals belong to the field are named by prefixing/suffixing elements. e.g., Register instance name is `ring_cfg`, Field instance name is `rd_ptr`:

1. field instance name is `<stem>` prefixed with `x__`: `x__ring_cfg__rd_ptr`
2. output port name for current Field value is `<stem>` posfixed with `__curr_value`: `ring_cfg__rd_ptr__curr_value`
3. input port for update its value from hardware is `<stem>` posfixed with `__next_value`: `ring_cfg__rd_ptr__next_value`
4. input port for quarlifying update is `<stem>` posfixed with `__pulse`: `ring_cfg__rd_ptr__pulse`

### 2.2 Description Guideline

SystemRDL defines several properties for describing Field, however, only a subset of them are interpreted by the scripts. Only properties documented in this section are allowed for Field description, others are prohibited to use.

Table 2.1: Field Properties Supported in scripts

Property	Notes	Type	Default	Dynamic
<b>fieldwidth</b>	Width of Field.	<i>longint unsigned</i>	1	No
<b>reset</b>	Reset value of Field.	<i>bit</i>	0	Yes
<b>resetsignal</b>	Reference to signal used as <b>Asynchronous reset</b> of the Field.	<i>reference</i>		Yes
<b>syncresetsignal</b>	Reference to signal used as <b>Synchronous Reset</b> of the Field.	<i>reference</i>		Yes
<b>name</b>	Specifies a more descriptive name (for documentation purposes).	<i>string</i>	""	Yes
<b>desc</b>	Describes the component's purpose. Markdown syntax is allowed	<i>string</i>	""	Yes
<b>sw</b>	Software access type, one of <code>rw</code> , <code>r</code> , <code>w</code> , <code>rw1</code> , <code>w1</code> , or <code>na</code> .	<i>access type</i>	<code>rw</code>	Yes
<b>onread</b>	Software read side effect, one of <code>rclr</code> , <code>rset</code> , or <code>na</code> .	<i>onreadtype</i>	<code>na</code>	Yes
<b>onwrite</b>	Software write side effect, one of <code>woset</code> , <code>woclr</code> , <code>wot</code> , <code>wzs</code> , <code>wzc</code> , <code>wzt</code> , or <code>na</code> .	<i>onwritetype</i>	<code>na</code>	Yes
<b>swmod</b>	Populate an output signal which is asserted when field is modified by software (written or read with a set or clear side effect).	<i>boolean</i>	<code>false</code>	Yes
<b>swacc</b>	Populate an output signal which is asserted when field is read.	<i>boolean</i>	<code>false</code>	Yes
<b>singlepulse</b>	Populate an output signal which is asserted for one cycle when field is written 1.	<i>boolean</i>	<code>false</code>	Yes
<b>hw</b>	Hardware access type, one of <code>rw</code> , or <code>r</code>	<i>access type</i>	<code>r</code>	No
<b>hwclr</b>	Hardware clear. Field is cleared upon assertion on hardware signal in bitwise mode.	<i>boolean</i>	<code>false</code>	Yes
<b>hwset</b>	Hardware set. Field is set upon assertion on hardware signal in bitwise mode.	<i>boolean</i>	<code>false</code>	Yes
<b>precedence</b>	One of <code>hw</code> or <code>sw</code> , controls whether precedence is granted to hardware ( <code>hw</code> ) or software ( <code>sw</code> ) when contention occurs.	<i>precedencetype</i>	<code>sw</code>	Yes

**resetsignal** specifies signal used as **Asynchronous reset** for the Field. By default, `rst_n` is used as asynchronous reset signal. When set to a reference of signal, an input port is populated for the signal and the field's asynchronous reset will be connected to the signal.

**syncresetsignal** is a *User-defined* property that specifies signal (or multiple signals) used as **Synchronous Reset** for the Field. By default, a Field doesn't have Synchronous reset. User can set **syncresetsignal** property more than once to specify multiple synchronous reset signals. Each synchronous reset signal **must** be active high and one clock cycle wide. Reset value of synchronous reset is the same as that of asynchronous reset.

Current value of Field (<stem>\_\_curr\_value) is always output to user logic. If **hw** is `rw`, two more inputs are populated (<stem>\_\_next\_value and <stem>\_\_pulse) for updating field value from user logic. If value from hardware is expected to be continuously updated into Field, user should tie <stem>\_\_pulse to 1'b1. If either **hwclr** or **hwset** is `true` (they are mutually exclusive), field module use <stem>\_\_next\_value in bitwide mode and ignores <stem>\_\_pulse. Each pulse in <stem>\_\_next\_value will clear or set corresponding bit on Field.

## 2.3 Examples

# 3

## REGISTER DESCRIPTION

### 3.1 Naming Convention

Each Register is a concatenation of Fields. No RTL module is implemented for Register. Instead, an `always_comb` block is used to concatenate Fields `curr_value` as below:

```
// ring_cfg
always_comb begin
    ring_cfg[31:0] = 32'd0;
    ring_cfg[31] = ring_cfg__ring_en__curr_value;
    ring_cfg[7:4] = ring_cfg__ring_size__curr_value[3:0];
end
```

All Fields in a Register share same register `rd_en`, `wr_en`, and `wr_data`. Scripts will connect the correct signal from address decoder to Field instances.

### 3.2 Description Guideline

**internal**, **external**, and **alias** are all supported. Refer to [1] section 10.3, 10.4, 10.5 for detailed descriptions.

Table 3.1: Register Properties Supported in scripts

Property	Notes	Type	Default	Dynamic
<b>regwidth</b>	Width of Register.	<i>longint unsigned</i>	32	No
<b>errestbus</b>	The associated register has error input	<i>boolean</i>	false	No
<b>shared</b>	Defines a register as being shared in different address maps.	<i>boolean</i>	false	No

### 3.3 Examples

# 4

## USER-DEFINED PROPERTY

### 4.1 syncresetsignal

```
property syncresetsignal {  
  component = field|reg|regfile|addrmap;  
  type = ref;  
}
```

# 5

## BIBLIOGRAPHY

- [1] Accellera. *SystemRDL 2.0 Register Description Language*. January 2018.