
Verilog HDL


Lecture 01

HDL?


HDL – Hardware Description Language

```
//Input
input A;
input B;
input Ci;
//Output
output S;
output Co;
//wires
wire w1, w2, w3;
//sum
xor( w1, A, B );
xor( S, w1, Ci );
//carry-out
and( w2, Ci, w1 );
and( w3, A, B);
or( Co, w2, w3);
```





Verilog HDL Reference




Verilog HDL


- RTL Register Transfer Level
- Use
 - FPGA
 - ASIC
 - Simulation
- Design Methodologies
 - Top-Down
 - Bottom-Up
- Modeling
 - Gate-Level Modeling
 - Dataflow Modeling
 - Behavioral Modeling

Design Methodologies

• Top-Down



• Bottom-Up



Why?

How to design "Digital Circuit"

Simple Circuit





Karnaugh map Quine-McCluskey Method Complex Circuit





?


• Logic Gates














AND Gate

```
1 module CA_AND2(In1,In2,Out);
2
3 input In1, In2;
4
5 output Out;
6 wire Out;
7
8 assign Out = In1 & In2;
9
10 endmodule
```

Module (CA_AND2.v)

```
initial begin
19
20
           In1 = 1'b0;
21
           In2 = 1'b0;
22
           #50;
23
24
           In1 = 1'b0;
           In2 = 1'b1;
25
26
           #50;
27
28
           In1 = 1'b1;
           In2 = 1'b0;
29
30
           #50;
31
           In1 = 1'b1;
32
           In2 = 1'b1;
33
34
        end
35
```

Test Bench (tb_CA_AND2.v)

NAND Gate

```
module CA NAND2 (In1, In2, Out);
 1
 2
       input In1, In2;
 3
 4
 5
        output Out;
       reg Out;
 6
 7
       always @(In1 or In2)
 8
 9
       begin
           case({In1,In2})
10
              2'b00: Out = 1'b1;
11
              2'b01: Out = 1'b1;
12
              2'b10: Out = 1'b1;
13
14
              2'b11: Out = 1'b0;
           endcase
15
16
        end
17
    endmodule
18
19
```

```
Module
(CA_NAND2.v)
```

```
// Instantiate the Unit Under Test (UUT)
12
       CA NAND2 uut (
13
14
           .In1(In1),
           .In2(In2),
15
           .Out (Out)
16
       );
17
18
       initial begin
19
20
           In1 = 1'b0;
           In2 = 1'b0;
21
22
23
           #50;
           In1 = 1'b0;
24
           In2 = 1'b1;
25
26
27
           #50;
28
           In1 = 1'b1;
           In2 = 1'b0;
29
30
31
           #50;
           In1 = 1'b1;
32
33
           In2 = 1'b1;
34
        end
35
    endmodule
```

Test Bench (tb_CA_NAND2.v)

OR, NOR Gate

```
1 module CA_OR2(In1,In2,Out);
2
3 input In1, In2;
4
5 output Out;
6 reg Out;
7
8 always @(In1 or In2)
9 begin
10 Out = In1 | In2;
end
12
13 endmodule
14
```

```
1  module CA_NOR2(In1,In2,Out);
2
3  input In1, In2;
4
5  output Out;
6  wire Out;
7
8  wire nOut;
9
10  assign Out = ~nOut;
11
12  CA_OR2 uut(In1,In2,nOut);
13
14  endmodule
15
```

Module (CA_OR2.v)

Module (CA_NOR2.v)

XOR, XNOR Gate


```
1 module CA_XOR2(In1,In2,Out);
2
3 input In1, In2;
4
5 output Out;
6 wire Out = In1 ^ In2;
7
8 endmodule
9
```

```
1  module CA_XNOR2(In1,In2,Out);
2
3  input In1, In2;
4
5  output Out;
6  wire Out = ~(In1 ^ In2);
7
8  endmodule
9
```

Module (CA_XOR2.v)

Module (CA_XNOR2.v)

• 3-State Buffer





		ctrl		
notif0		0 1 x z		
in	0	1 z H H		
	1	0 z L L		
	х	xzxx		
	Z	XZZZ		

Buffer, Inverter

```
1 module CA_Buf(In,Out);
2
3 input In;
4
5 output Out;
6 wire Out;
7
8 assign Out = In;
9
10 endmodule
11
```

```
1 module CA_Buf(In,Out);
2
3 input In;
4
5 output Out;
6 wire Out;
7
8 assign Out = ~In;
9
10 endmodule
11
```

Module (CA_Buf.v)

Module (CA_Inv.v)

3-State Buffer


```
1 module CA_3_Buf(En,In,Out);
2
3 input En, In;
4
5 output Out;
6 wire Out;
7
8 assign Out = (En)?~In:1'bz;
9
10 endmodule
11
```


Module (CA_3_Buf.v)

• Full-Adder

입력			출력	
χ	У	Z	0	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1












Karnaugh map




Logic Circuit

Full-Adder


```
module FullAdder (A, B, Cin, Sum, Cout);
 2
       input A, B;
 3
       input Cin;
 5
       output Sum, Cout;
       wire Sum, Cout;
 7
 8
       assign {Cout, Sum} = A + B + Cin;
 9
10
    endmodule
11
12
```

Module (FullAdder.v)


• 4x1 Multiplexer



Block Diagram



True Table



Logic Circuit

4x1 Multiplexer


```
module Mux4(Sel, In1, In2, In3, In4, Out);
 1
 2
        input[1:0] Sel;
 3
        input In1, In2, In3, In4;
 4
 5
        output Out;
 6
        reg Out;
 7
 8
        always @(Sel or In1 or In2 or In3 or In4)
 9
       begin
10
11
           case (Sel)
12
              2'b00: Out = In1;
              2'b01: Out = In2;
13
              2'b10: Out = In3;
14
              2'b11: Out = In4;
15
16
           endcase
17
        end
18
    endmodule
19
20
```

Module (Mux4.v)

• 2x4 Decoder

입력	출력			
АВ	$D_0\;D_1\;D_2\;D_3$			
0 0	1 0 0 0			
0 1	0 1 0 0			
1 0	0 0 1 0			
1 1	0 0 0 1			

True Table



Logic Circuit

2x4 Decoder

```
module Decoder4(A,B,D0,D1,D2,D3);
       input A, B;
 3
       output DO, D1, D2, D3;
 5
       reg DO, D1, D2, D3;
 6
       always @(A or B)
 8
       begin
 9
10
          case({A,B})
             2'b00: {D0,D1,D2,D3} = 4'b1000;
11
             2'b01: {D0,D1,D2,D3} = 4'b0100;
12
             2'b10: {D0,D1,D2,D3} = 4'b0010;
13
             2'b11: {D0,D1,D2,D3} = 4'b0001;
14
15
          endcase
16
       end
17
    endmodule
18
19
```

Module (Decoder4.v)