

Verilog HDL

Lecture 01

HDL?

- HDL – Hardware Description Language



```
//Input
input A;
input B;
input Ci;

//Output
output S;
output Co;


//wires
wire w1, w2, w3;

//sum
xor( w1, A, B );
xor( S, w1, Ci );

//carry-out
and( w2, Ci, w1 );
and( w3, A, B );
or( Co, w2, w3 );
```



Verilog HDL Reference




Verilog HDL


- RTL – Register Transfer Level
- Use
 - FPGA
 - ASIC
 - Simulation
- Design Methodologies
 - Top-Down
 - Bottom-Up
- Modeling
 - Gate-Level Modeling
 - Dataflow Modeling
 - Behavioral Modeling

Design Methodologies

- Top-Down




- Bottom-Up




Why?

- How to design “Digital Circuit”




Basic Circuit


- Logic Gates




		i1			
and		0	1	x	z
i2	0	0	0	0	0
	1	0	1	x	x
	x	0	x	x	x
	z	0	x	x	x



		i1			
nand		0	1	x	z
i2	0	1	1	1	1
	1	1	0	x	x
	x	1	x	x	x
	z	1	x	x	x



		i1			
or		0	1	x	z
i2	0	0	1	x	x
	1	1	1	1	1
	x	x	x	x	x
	z	x	x	x	x



		i1			
nor		0	1	x	z
i2	0	1	0	x	x
	1	0	0	0	0
	x	x	0	x	x
	z	x	0	x	x



		i1			
xor		0	1	x	z
i2	0	0	1	x	x
	1	1	0	x	x
	x	x	x	x	x
	z	x	x	x	x



		i1			
xnor		0	1	x	z
i2	0	1	0	x	x
	1	0	1	x	x
	x	x	x	x	x
	z	x	x	x	x

AND Gate

```
1 module CA_AND2 (In1, In2, Out);  
2  
3     input In1, In2;  
4  
5     output Out;  
6     wire Out;  
7  
8     assign Out = In1 & In2;  
9  
10 endmodule  
11
```

Module
(CA_AND2.v)

```
19 initial begin  
20     In1 = 1'b0;  
21     In2 = 1'b0;  
22  
23     #50;  
24     In1 = 1'b0;  
25     In2 = 1'b1;  
26  
27     #50;  
28     In1 = 1'b1;  
29     In2 = 1'b0;  
30  
31     #50;  
32     In1 = 1'b1;  
33     In2 = 1'b1;  
34 end  
35
```

Test Bench
(tb_CA_AND2.v)

NAND Gate

```
1 module CA_NAND2(In1,In2,Out);
2
3     input In1, In2;
4
5     output Out;
6     reg Out;
7
8     always @(In1 or In2)
9     begin
10         case({In1,In2})
11             2'b00: Out = 1'b1;
12             2'b01: Out = 1'b1;
13             2'b10: Out = 1'b1;
14             2'b11: Out = 1'b0;
15         endcase
16     end
17
18 endmodule
19
```

Module
(CA_NAND2.v)

```
11
12 // Instantiate the Unit Under Test (UUT)
13 CA_NAND2 uut (
14     .In1(In1),
15     .In2(In2),
16     .Out(Out)
17 );
18
19 initial begin
20     In1 = 1'b0;
21     In2 = 1'b0;
22
23     #50;
24     In1 = 1'b0;
25     In2 = 1'b1;
26
27     #50;
28     In1 = 1'b1;
29     In2 = 1'b0;
30
31     #50;
32     In1 = 1'b1;
33     In2 = 1'b1;
34 end
35
36 endmodule

```

Test Bench
(tb_CA_NAND2.v)

OR, NOR Gate

```
1 module CA_OR2(In1,In2,Out);
2
3     input In1, In2;
4
5     output Out;
6     reg Out;
7
8     always @(In1 or In2)
9     begin
10         Out = In1 | In2;
11     end
12
13 endmodule
14
```

Module
(CA_OR2.v)

```
1 module CA_NOR2(In1,In2,Out);
2
3     input In1, In2;
4
5     output Out;
6     wire Out;
7
8     wire nOut;
9
10    assign Out = ~nOut;
11
12    CA_OR2 uut(In1,In2,nOut);
13
14 endmodule
15
```

Module
(CA_NOR2.v)

XOR, XNOR Gate

```
1 module CA_XOR2(In1,In2,Out);
2
3     input In1, In2;
4
5     output Out;
6     wire Out = In1 ^ In2;
7
8 endmodule
9
```


Module
(CA_XOR2.v)

```
1 module CA_XNOR2(In1,In2,Out);
2
3     input In1, In2;
4
5     output Out;
6     wire Out = ~(In1 ^ In2);
7
8 endmodule
9
```


Module
(CA_XNOR2.v)

Basic Circuit


- 3-State Buffer




buf	in	out
0	0	0
1	1	1
x	x	x
z	z	x




buf	in	out
0	1	0
1	0	1
x	x	x
z	z	x



		ctrl			
bufif1		0	1	x	z
in	0	z	0	L	L
	1	z	1	H	H
	x	z	x	x	x
	z	z	x	x	x



		ctrl			
notif1		0	1	x	z
in	0	z	1	H	H
	1	z	0	L	L
	x	z	x	x	x
	z	z	x	x	x



		ctrl			
bufif0		0	1	x	z
in	0	0	z	L	L
	1	1	z	H	H
	x	x	z	x	x
	z	x	z	x	x



		ctrl			
notif0		0	1	x	z
in	0	1	z	H	H
	1	0	z	L	L
	x	x	z	x	x
	z	x	z	z	z

Buffer, Inverter

```
1 module CA_Buf(In,Out);
2
3     input In;
4
5     output Out;
6     wire Out;
7
8     assign Out = In;
9
10 endmodule
11
```

Module
(CA_Buf.v)

```
1 module CA_Buf(In,Out);
2
3     input In;
4
5     output Out;
6     wire Out;
7
8     assign Out = ~In;
9
10 endmodule
11
```

Module
(CA_Inv.v)

3-State Buffer

```
1 module CA_3_Buf(En, In, Out);  
2  
3     input En, In;  
4  
5     output Out;  
6     wire Out;  
7  
8     assign Out = (En)?~In:1'bz;  
9  
10 endmodule  
11
```



Module
(CA_3_Buf.v)

Basic Circuit


- Full-Adder

입력			출력	
x	y	z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

True Table



Karnaugh map



Logic Circuit


Full-Adder

```
1  module FullAdder(A,B,Cin,Sum,Cout);  
2  
3      input A, B;  
4      input Cin;  
5  
6      output Sum, Cout;  
7      wire Sum, Cout;  
8  
9      assign {Cout,Sum} = A + B + Cin;  
10  
11  endmodule  
12
```

Module
(FullAdder.v)

Basic Circuit

- 4x1 Multiplexer




Block Diagram



s_1	s_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

True Table



Logic Circuit

4x1 Multiplexer

```
1 module Mux4 (Sel, In1, In2, In3, In4, Out);
2
3     input [1:0] Sel;
4     input In1, In2, In3, In4;
5
6     output Out;
7     reg Out;
8
9     always @(Sel or In1 or In2 or In3 or In4)
10    begin
11        case (Sel)
12            2'b00: Out = In1;
13            2'b01: Out = In2;
14            2'b10: Out = In3;
15            2'b11: Out = In4;
16        endcase
17    end
18
19 endmodule
20
```


Module
(Mux4.v)

Basic Circuit

- 2x4 Decoder

입력		출력			
A	B	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

True Table



2x4 Decoder

```
1  module Decoder4 (A,B,D0,D1,D2,D3) ;
2
3      input A, B;
4
5      output D0, D1, D2, D3;
6      reg D0, D1, D2, D3;
7
8      always @(A or B)
9      begin
10         case ({A,B})
11             2'b00: {D0,D1,D2,D3} = 4'b1000;
12             2'b01: {D0,D1,D2,D3} = 4'b0100;
13             2'b10: {D0,D1,D2,D3} = 4'b0010;
14             2'b11: {D0,D1,D2,D3} = 4'b0001;
15         endcase
16     end
17
18 endmodule
19
```

Module
(Decoder4.v)