## J3: Compilers Challenges for Computing In Memory

Compilation for Strange applications and In Memory Processing ACACES july 2022 summer school, HiPEAC, Fiuggi, Italy

#### Henri-Pierre CHARLES

CEA DSCIN department / Grenoble

july 13, 2022



## Introduction Outline

- Introduction
  - HybroGen: Code Generation Options for new architectures
  - HybroGen : Compilette Principle
  - Motivation : Static Compiler Versus Compilette
  - HvbroGen: General View
  - HybroGen : Objectives
  - Simple Example anatomy
    - HybroGen : Simple-Add-Source
    - HybroGen : Simple-Add-Source
    - HybroGen: Simple-Add: Generated Source
    - HybroGen: Simple-Add-Generated
    - HybroGen: Simple-Add Generated Code
    - HybroGen: Simple-Add Generated code
    - HybroGen : Simple-Add-Exec
    - HybroGen : Simple-Add Debug
- Transprecision Example anatomy
  - HybroGen: Transprecision Source H2
  - HybroGen: Transprecision Source Main
  - HybroGen: Transprecision Generated Macros
  - HvbroGen :

Transprecision-Generated-InstructionSelector

HvbroGen

- Computing SRAM
  - Introduction: Remember Memory Cell 101
  - Introduction : Remember Memory 102
  - Intro: Classical Memory
  - Inverted Von Neumann Programming Model
  - Von Neuman broked, what about Amhdal Law's
  - C-SRAM · InstructionSet
  - Instructions formats: release 2.2 width 64
- Usage Scenarios
  - Architectures · IoT
  - Architectures : MPSoC
  - Architectures : Near Sensor Computing
  - Architectures : Computing
- Image Diff Example anatomy
  - HybroGen : ImageDiff-Run
  - Research Model Organization



#### New architecture = new ISA

- $\bullet \ \ \mbox{High level simulation} + \mbox{Performance model}: \mbox{using LLVM IR} + \mbox{interpretation}$ 
  - Pro: very fast, no platform dependency,
  - Cons: no real code generation, rough performance estimations
- Intrinsics

Introduction

- Pro : real code generation
- Cons : need manual code instrumentation with low level ASM intrinsics, big benchmarking effort
- DSL (Domain Specific Language)
  - Pro : real code generation, automatic code generation, lower benchmarking effort
  - Cons: need initial programming effort
- Industrial compiler
  - Pro: real code generation, automatic code generation, no benchmarking effort, huge impact if sucessfull, need open source approach
  - ullet Cons : need huge programming effort (LLVM = 1.6M loc, GCC 5 M loc))



# HybroGen: Compilette Principle

#### Compilette

Introduction 000000

- Embed in an application a code generator able to regenerate part of the code
- Term invented in 2005 [Ref]Compilette

#### Challenges

- Do it fast (Cycle / instructions)
- Use a small memory footprint (KB)



## Motivation : Static Compiler Versus Compilette


#### Static Compiler

- Run once
- Does not know data set characteristics
- Slow compilation (even with JIT)


## Compilette

- Adapt on the fly
- Knowledge of the architecture
- Knowledge of the application

Need tools!



## HybroGen: General View



Introduction


## Application domains

- Stochastic number support
- Packet filtering : Datatype ipv4, ipv6 addresses
- Transprecision algorithms: usage on mathematical iterative methods
- Stencil processing

## Compilation

## Execution time

(a) Static



## (b) Dynamic

Program init

Kernel init

Application controlled

#### Already done

- On the fly code generation for heterogeneous architectures
- Transprecision support : on the fly code generation for precision adaptation. Working demonstration on Newton algorithm : Power / RISCV / Kalray
- Support for In Memory Computing (next slides)
- Target processor modeling (QEMU plugin)



## Simple Addition with specialization

```
typedef int (*pifi)(int);
h2_insn_t * genAdd(h2_insn_t * ptr, int b)
 # [
 int 32 1 add (int 32 1 a)
   int 32 1 r;
   r = \#(b) + a; // b values will be included in code generation
   return r:
 1#
 return (h2_insn_t *) ptr;
```

## HybroGen: Simple-Add-Source

#### Simple Addition with specialization

```
int main(int argc, char * argv[])
  h2_insn_t * ptr;
  int in0, in1, res;
  pifi fPtr;
  if (argc < 3)
      printf("Give_2_values\n");
      exit(-1):
  in0 = atoi (argv[1]); // Get the users values in1 & in2
  in1 = atoi (argv[2]):
  ptr = h2_malloc (1024); // Allocate memory for 1024 instructions
  printf("//,..Compilette_for_.simple_addition_between_1_variable_with\n");
  printf("//ucodeuspecializationuonuvalueu=u%d\n", in0);
 fPtr = (pifi) genAdd (ptr, in0); // Generate instructions
  res = fPtr(in1); // Call generated code
  printf(\frac{d}{d} + \frac{d}{d} = \frac{d}{n}, in0, in1, res);
```

## HybroGen: Simple how to Build

How to run example

```
gre061041:CodeExamples/>./RunDemo.py -a riscv -i Add-With-Specialization
Namespace(arch=['riscv'], clean=False, debug=False, inputfile=['Add-With-Specialization-->rm -f Add-With-Specialization Add-With-Specialization.c
-->which riscv32-unknown-elf-gcc
-->../HybroLang.py --toC --arch riscv --inputfile Add-With-Specialization.hl
-->riscv32-unknown-elf-gcc -Wall -o Add-With-Specialization Add-With-Specialization.hl
-->riscv32-unknown-elf-gcc -Wall -o Add-With-Specialization Add-With-Specialization.hl
-->riscv32-unknown-elf-gcc -Wall -o Add-With-Specialization Add-With-Specialization.
('3', '25')
-->qemu-riscv32 Add-With-Specialization 3 25
gre061041:CodeExamples/>qemu-riscv32 Add-With-Specialization 3 25
// Compilette for simple addition between 1 variable with
// code specialization on value = 3
3 + 25 = 28
```



```
Code Macro instructions
#define riscv_G32(INSN){ *(h2_asm_pc++) = (INSN);}
#define RV32I_RET__I_32_1() /* RET */ \
do { \
        riscv_G32(((0x8067 >> 0) & 0xffffffff)); \
} while(0)
#define RV32I_ADDI_RRI_I_32_1(r1,r0,i0) /* ADD */ \
/ } ob
        riscv_G32(((i0 & 0xfff) << 20)|((r0 & 0x1f) << 15)|((0x0 & 0x7) << 12)|((r1
} while(0)
```



## HybroGen: Simple-Add-Generated

```
Instruction Selector
void riscv genADD 3(h2 sValue t P0, h2 sValue t P1, h2 sValue t P2)
      ((PO.arith == 'i') && (PO.wLen <= 32) && (PO.vLen == 1) && PO.ValOrReg ==
                                                                                    REC
        RV32I_ADDI_RRI_I_32_1(PO.regNro, P1.regNro, P2.valueImm);
    else if ((PO.arith == 'i') && (PO.wLen <= 32) && (PO.vLen == 1) && PO.ValOrReg =
        RV32I_ADD_RRR_I_32_1 (PO.regNro, P1.regNro, P2.regNro);
```



```
Compilette

}
in0 = atoi (argv[1]);  // Get the users values in1 & in2
in1 = atoi (argv[2]);
ptr = h2_malloc (1024);  // Allocate memory for 1024 instructions
printf("//_Compilette_for_simple_addition_between_1_variable_with\n");
printf("//_code_specialization_on_value_=_%d\n", in0);
fPtr = (pifi) genAdd (ptr, in0);  // Generate instructions
res = fPtr(in1);  // Call generated code
```



```
Main

}
in0 = atoi (argv[1]);  // Get the users values in1 & in2
in1 = atoi (argv[2]);
ptr = h2_malloc (1024);  // Allocate memory for 1024 instructions
printf("//_Compilette_for_simple_addition_between_1_variable_with\n");
printf("//_code_specialization_on_value_=_%d\n", in0);
fPtr = (pifi) genAdd (ptr, in0);  // Generate instructions
res = fPtr(in1);  // Call generated code
```



```
Simple run
```

```
gre061041:CodeExamples/>qemu-riscv32 Add-With-Specialization 3 40
// Compilette for simple addition between 1 variable with
// code specialization on value = 3
3 + 40 = 43
```

#### Run with debug

```
qemu-riscv32 Add-With-Specialization 3 25
// Compilette for simple addition between 1 variable with
// code specialization on value = 3
0x19008 : RV32I_MV_RI_I_32_1
0x1900c : RV32I_ADD_RRR_I_32_1
0x19010 : RV32I MV RR I 32 1
0x19014 : RV32I_RET__I_32_1
3 + 25 = 28
```

```
1 shell to Run / interact
gre061041: CodeExamples/>gemu-riscv32 -g \
```

```
7777 Add-With-Specialization 3 25
// between 1 variable with
// code specialization on value = 3
0×19008 : RV32I_MV_RI_I_32_1
0x1900c : RV32I ADD RRR I 32 1
0×19010 : RV32I MV RR I 32 1
0×19014 : RV32I RET | 32 1
```

#### 1 shell to Debug / observe

```
riscv32-unknown-elf-gdb Add-With-Specialization
GNU gdb (GDB) 9.2
(gdb) target remote :7777
(gdb) break main
Breakpoint 1 at 0x107c6: file Add-With-Specialization.c, line 201.
(gdb) c
Continuing.
Breakpoint 1, main (argc=3, argv=0x40800374) at Add-With-Specializat
          if (argc < 3)
201
(gdb) n
206
          in0 = atoi (argv[1]):
// Get the users values in1 & in2
211
          fPtr = (pifi) genAdd (ptr, in0); // Generate instructions
(gdb)
212
          res = fPtr(in1): // Call generated code
(gdb) x/4i fPtr
   0×19008:
                        t1.zero.3
                ori
   0×1900c:
                        t0.t1.a0
                add
   0×19010:
                mv
                         a0.t0
   0×19014 ·
                ret
(gdb)
```

## HybroGen: Transprecision Source H2

```
Transprecision square root source code
/* Newton square root demonstration with variable precision */
h2_insn_t * genIterate(h2_insn_t * ptr, int FloatWidth)
  # [
    flt #(FloatWidth) 1 iterate(flt #(FloatWidth) 1 u, flt #(FloatWidth) 1 val, flt
        flt #(FloatWidth) 1 r, tmp1, tmp2;
        tmp1 = val / u;
        tmp2 = u + tmp1;
        return tmp2 / div;
  ]#
          /* r = (u + (\#(value) / u)) / 2.0*/
  return (h2 insn t *) ptr:
```

```
Transprecision square root source code (main control)
```



## HybroGen: Transprecision Generated Macros

Macro instruction generation

```
/* Begin Header autogenerated part */
#include "h2-power-power.h"
\#define power_G32(INSN)\{ *(h2_asm_pc++) = (INSN); \}
void P1 BLR I 32(void){ /* ret */
#ifdef H2 DEBUG
    printf("%pu:uP1_BLR__I_32\n", h2_asm_pc);
#endif
        power G32(((0x4e800020 >> 0) & 0xfffffffff)): \
void PPC_FADDS_RRR_F_32(int r0, int r1, int r2){ /* add */
#ifdef H2 DEBUG
    printf("%pu:uPPC FADDS RRR F 32\n", h2 asm pc);
#endif
        power_G32(((0x3b & 0x3f) << 26)|((r0 & 0x1f) << 21)|((r1 & 0x1f) << 16)|((r2 c) c)|
```

## HybroGen: Transprecision-Generated-InstructionSelector

```
Macro instruction generation
void power_genADD_3(h2_sValue_t P0, h2_sValue_t P1, h2_sValue_t P2)
    if ((PO.arith == 'f') && (PO.wLen <= 32) && (PO.vLen == 1) && PO.ValOrReg == REG
        PPC FADDS RRR F 32(PO.regNro, P1.regNro, P2.regNro);
    else if ((PO.arith == 'f') && (PO.wLen <= 32) && (PO.vLen == 1) && PO.ValOrReg =
        PPC_FADDS__RRR_F_32(P0.regNro, P1.regNro, P2.regNro);
    else if ((PO.arith == 'f') && (PO.wLen <= 32) && (PO.vLen == 4) && PO.ValOrReg =
        V2 03 VADDFP RRR F 32(PO.regNro, P1.regNro, P2.regNro);
    else if ((PO.arith == 'f') && (PO.wLen <= 64) && (PO.vLen == 1) && PO.ValOrReg =
        P1_FADD_RRR_F_64(P0.regNro, P1.regNro, P2.regNro);
    else if ((PO.arith == 'f') && (PO.wLen <= 64) && (PO.vLen == 1) && PO.ValOrReg
```

D1 FADD DDD F 64 (D0 rogNro D1 rogNro D2 rogNro).

## HybroGen: Transprecision-Generated-Compilette

## Compilette Generation

```
/* Newton square root demonstration with variable precision */
h2_insn_t * genIterate(h2_insn_t * ptr, int FloatWidth)
/* Code Generation of 4 instructions */
/* Symbol table :*/
       /*VarName = { ValOrLen, arith, vectorLen, wordLen, regNo, Value} */
       h2_sValue_t u = {REGISTER, 'f', 1, (FloatWidth), 1, 0};
       h2 sValue t val = {REGISTER, 'f', 1, (FloatWidth), 2, 0}:
       h2 sValue t div = {REGISTER, 'f', 1, (FloatWidth), 3, 0}:
       h2_sValue_t h2_outputVarName = {REGISTER, 'f', 1, (FloatWidth), 1, 0};
       h2_sValue_t r = {REGISTER, 'f', 1, (FloatWidth), 14, 0};
       h2 sValue t tmp1 = {REGISTER, 'f', 1, (FloatWidth), 15, 0};
       h2_sValue_t tmp2 = {REGISTER, 'f', 1, (FloatWidth), 16, 0};
        h2 sValue t h2 00000000 = {REGISTER, 'f', 1, (FloatWidth), 17, 0}:
```

## Compilette Generation Code generator

```
h2 asm pc = (h2 insn t *) ptr;
h2_codeGenerationOK = 1;
power genDIV 3(h2 00000000, val, u);
power genMV 2(tmp1, h2 00000000);
power_genADD_3(h2_00000000, u, tmp1);
power genMV 2(tmp2, h2 00000000);
power_genDIV_3(h2_00000000, tmp2, div);
power_genMV_2(h2_outputVarName, h2_00000000);
power genRET 0():
/* Call back code for loops */
h2_save_asm_pc = h2_asm_pc;
h2_asm_pc = h2_save_asm_pc;
iflush(ptr, h2_asm_pc);
  /* r = (u + (\#(value) / u)) / 2.0*/
```



## HybroGen: Transprecision-Exec

#### Macro instruction generation

```
qemu-ppc64le Newton.power 65536 1e-13
Compute square root of 65536.000000
With precision of 1.000000e+01 (float)
With precision of 1.000000e-13 (double)
0x100212a0 : PPC_FDIVS_RRR_F_32
0x100212a4 : P1 FMR RR F 32
0x100212a8 : PPC FADDS RRR F 32
0x100212ac : P1_FMR_RR_F_32
0x100212b0 : PPC_FDIVS_RRR_F_32
0x100212b4 : P1_FMR_RR_F_32
0x100212b8 : P1 BLR I 32
 0 float
           : 32768.5000000000000000000, 1.000000e+01
 1 float
           : 16385.2500000000000000000 . 1.000000e+01
 2 float
           : 8194.6250000000000000000, 1.000000e+01
 3 float
           : 4101.31103515625000000000, 1.000000e+01
 4 float
           : 2058.64526367187500000000 . 1.000000e+01
 5 float
           : 1045.23986816406250000000, 1.000000e+01
 6 float
           : 553.96966552734375000000 . 1.000000e+01
```

## HybroGen: Transprecision Exec 2nd part

## Macro instruction generation


```
7 float
        : 336.13607788085937500000. 1.000000e+01
 8 float : 265.55236816406250000000 . 1.000000e+01
 9 float : 256.17181396484375000000 1.000000e+01
0x100212a0 : P1 FDIV RRR F 64
0x100212a4 : P1 FMR RR F 64
0x100212a8 : P1 FADD RRR F 64
0x100212ac : P1_FMR_RR_F_64
0x100212b0 : P1 FDIV RRR F 64
0x100212b4 : P1 FMR RR F 64
0x100212b8 : P1 BLR I 32
10 double: 256.00005761765521583584. 1.000000e-13
11 double: 256.0000000000648014975. 1.000000e-13
```



## Introduction: Remember Memory Cell 101

#### SRAM memory cell depicting Inverter Loop as gates

- 6T memory cell
- Only 1 stable mode
- Read : "open" WL, read value
- Write: "open" WL, write value



w Memory\_cell\_(computing)




## Introduction: Remember Memory 102

#### Functions

- Select line
- Read or write
- Potentially select word in a line
- Low voltage used; "Sense amp" to normalize
- w Sense\_amplifier

What every programmer should know about memory



## Intro: Classical Memory

## Memory technology

DRAM Dense, but need refresh (external)

SRAM Less dense but faster (caches)

Other RRAM, STTRAM, ...


#### Memory access

LOAD data or insn

- Assert address
- Read data

STORE data


Assert address & data





troduction Simple Example anatomy Transprecision Example anatomy Computing SRAM Usage Scenarios Image Diff Example anator

# Inverted Von Neumann Programming Model




#### Why?

- Allows scalability :
  - Any vector size
  - Any tile number
  - Any system configuration : near or far IMC
- Works with any processor



## Von Neuman broked, what about Amhdal Law's?

#### Ahmdal law's: "Speedup is limited by the sequential part"



#### Programmer approach

- Has to maximize parallel part
- Deal with data "choregraphy" between CPU and GPU.






#### Programmer approach

- Ease to interlace scalar instruction and IMPACT instructions
- Do not move data



## $C\hbox{-}\mathsf{SRAM}: \mathsf{InstructionSet}$




## Instructions formats: release 2.2 width 64

		Opcode		Dest		Src2		Src1	
R-type	NE/6	opcode/8	RD/1	@dest/15	Mis./2	R2/1	@src2/15	R1/1	@src1/15
I-type	c NE/6	copcode/8	c RD/1	c @dest/15	c Mis./2	c imm[15:0]/16	c R1/1	c @src1/15	
U-type	c NE/6	c opcode/8	c RD/1	c @dest/15	c Mis./2	c imm[31:0]/32			

- R-type: When all data used by the instruction are located in the memory
- I-type: When the instruction operates on a immediate value and a memory value
- U-type: When the instruction apply an immediate value directly to the memory





- Data parallelism in IMPACT
- Loop, control, address computation in code

#### IoT device

- "In order" simple core (RISC-V/ROCKET, CORTEX M)
- 1 IMPACT memory, STD operators
- Instruction interleaving

## Applications

- Edge IA
- Image analysis
- In memory crypto




## Architectures: MPSoC

#### Multiple architectural choices

- One IMPACT memory per core : local synchronous computation
- One IMPACT memory per MPSoC : dedicated core / CSRAM, other for applications

#### **Applications**

- IMPACT for large parallel synchronous computation
- MPSoC for asynchronous computation





## Architectures : Near Sensor Computing


## Near Sensor Computing

- 1 sensor, e.g. a camera
- 1 automaton to send instructions
- 1 IMPACT memory,
- special operators (stochastics ?)

#### Applications

- Motion detection
- Pattern detection
- Other

#### Illustration: edge computing






## Architectures : Computing

#### Computing node

- Complex core (RISC-V/BOOM, CORTEX A)
- Multiple IMPACT memory, STD operators
- Dynamic RAM

#### Applications

- Database
- Convolutions
- DNA matching





## Programming Model: Image Diff

#### Compiler support

- Dynamic interleaving
- Instruction generator generator notion



#### Build and run an application

```
RunDemo.py -a cxram -i CxRAM-ImageDiff
Namespace(arch=['cxram'], clean=False, debug=False, inputfile=['CxRAM-ImageDiff'], v
-->rm -f CxRAM-ImageDiff CxRAM-ImageDiff.c
-->which riscv32-unknown-linux-gcc
-->../HybroLang.py --toC --arch cxram --inputfile CxRAM-ImageDiff.hl
-->riscv32-unknown-linux-gcc -o CxRAM-ImageDiff CxRAM-ImageDiff.c
('MonOeilGrisFerme.pgm', 'MonOeilGris.pgm')
-->qemu-riscv32 CxRAM-ImageDiff MonOeilGrisFerme.pgm MonOeilGris.pgm
```



## HybroGen: ImageDiff-Run

#### CxRAM Usage

- Compute image difference
- Iterate on image lines (RISCV)
- Use difference operators / 16 pixels wide (CxRAM)

# Dataset



## Research Model Organization

#### Actual Organization

- Research in memory design
  - Build memory chips (integrate High Level evaluation, specialized instructions)
  - Characterize behavior
- Research in compilation
  - Build simulation model (integrate characterization)
  - Build Software Tools
  - Evaluation on High Level Applications
- Multiples targets :
  - Support current & old chips
  - Invent / Test / support futures features
  - Evaluate futures features, using previous characterization
  - Generate test codes

#### Lessons learned

- Do not work on "one project"
- Connect & Interact, ... frequently
- Sort of agile Research Model

#### Freedom to move but interact frequently

