Low level execution model Tools to adapt code

Whath is an execution model and how to use it?

Henri-Pierre CHARLES

CEA DSCIN department / Grenoble

30 nov 2022



Introduction: CPU generic algorithm

CPU Algorithm

- Forever do :
 - Fetch instruction (IF)
 - Increment PC
 - Oecode instruction (DE)
 - Execute (EXE)
 - Store result (WB)


Comments

- $\textbf{ 0} \ \, \mathsf{Algorithm} \ \, \mathsf{duration} = \mathsf{sum} \ \, \mathsf{of} \ \, \mathsf{each} \ \, \mathsf{instructions}$
- Irregular duration : memory access, complex
- Each step can be divided in sub steps







CPU: Instruction Encoding



SOA ARCH: ARM big.LITTLE





How many per day?

ARM : "more than 30 billion processors sold with more than 16M sold every day ARM" (Nov 2013) http:

//www.arm.com/products/processors/index.php

- 4 big processors + 4 little
- Same ISA, ...
- (even for vector operation)
- Low latencie switch

big.LITTLE notion






HWParallelismLevel uArch

rgumentatior

- Hidden micro architecture
- a

Intel Example


- 700 high level instructions
- RISC internal ulnstructions
- Intel Micro architecture





CPU : Caches Hierarchy

- Linux command : 1stop
- Huge impact on programs



 Programming model
 Static compiler
 GPU programming model
 CxRAM
 Hybrogen
 Code examples
 Conclusion

 0000 0
 0000
 0000
 000000000
 000000000
 000000000000000000000
 0

Models : C Language for Architecture

"Real world"

```
Matrix multiply (sketch)

for (int | = 0; | < SIZE; | ++)

for (int c = 0; c < SIZE; c++)


for (int k = 0; k < SIZE; k++)

R[|][c] += A[|][k] * B[k][c];
```

```
for (c= 0; c<NCOL; c+=cacheLineSize)
for (l= 0; l<NLINE; l+=halfCacheLine)
for (c= 0; c2<NCOL; c2+=halfCacheLine)
for (lk= 0; lk<halfCacheLine; lk++)</pre>
```

for (c2k= 0; c2k<half(CacheLine; c2k++)
for (ck= 0; ck<cacheLineSize; ck++)
 res[I+Ik][c2+c2k]+= a[I+Ik] [c+ck]* b[c2+c2k][c+ck];</pre>

Learn to program = learn to serialize / schedule on defined hardware !



SOA C compil chain

Description

- Language support
 - C language (K&R), C90 up to C11
 - Normalized
 - gcc, clang, icc, tcc, ...
 - A lot of LEGACY
- Open source is mandatory : Apple, Intel
- Economic step!

Compilation chain

- Static compilation
 - Preprocessing (# stuff)
 - Compilation
 - Lexical / SyntaxicIR form
 - Phases / passes
 - Instructions selection
 - Assembly
 - Load
- Dynamic part
 - OS : 1d
 - Addresses resolution
 - Cache interaction ?

 $\verb|https://en.wikipedia.org/wiki/C_(programming_language)|$





Rappels Static Compilation chain

Static compilation (on C language):	
Preprocessor (all # stuff : rewriting)	cc -E
Compilation (from C to textual assembly)	cc -S
 Assembly (from textual asm to binary asm) 	cc -c
Executable (binary + dynamic library)	

Optional

- Profiling: Compile (use -pg) produce File; Run File; Use gprof
- cc -da dump all intermediate representation

(Use gcc -v to see all the steps)

Don't stop at static time (Operating system + processor): Load in memory, dynamic linking; Branch resolution; Cache warmup



SW-SOA GCC

Description

- https://gcc.gnu.org/
- Many platforms supported
- Since 1987
- C, C++, Fortran, Objectice-C, Ada
- OpenMP, OPenACC
- GPL Licence (base compiler for Linux distro)
- Written in C, rewritten in C++ since some years

Compilation chain

- Front-end (L to syntax tree)
- GENERIC and GIMPLE (SSA) intermediate representation
- RTL intermediate representation
- Back-end

Features

- LTO
- Plugins
- Transactional memory support





GCC: GCC-Research

Code Legacy

- Invent a new architecture for new application
- Port to a new architecture
- Write C application
- Run it ... on which platform ?
- What is your metric ?

Structure optimisation

- Invent a new optimization
 - Based on code structure
 - Based on application structure
- Use accelerator
- Performance portability





SWParallelismLevel CUDA

Programming language for data parallelism


•

Illustration

Normalized: No

• Portable : No (NVIDIA only)

• Scalable : No, why ?



SW-SOA CUDA-Example

```
Header and CUDA code
    import pycuda.compiler as comp
    import pycuda.driver as dry
    import numpy
    import pycuda, autoinit
    mod = comp.SourceModule("""
    __global__uvoidumultiply_them(floatu*dest,ufloat dest = numpy.zeros_like(a)
8
    uuconstuintuiu=uthreadIdx.x;
10
    \cup \cup dest[i] \cup = \cup a[i] \cup * \cup b[i];
11
12
    " " " )
```

Python code

```
multiply_them = mod.get_function("multiply_them"
    a = numpy.random.randn(400).astvpe(numpy.float32
    b = numpy.random.randn(400).astvpe(numpy.float32
    multiply them (
            drv.Out(dest), drv.In(a), drv.In(b),
10
            block = (400.1.1)
11
    print dest-a*b
```






GPU: ThreadModel

CPU side

- Tile dataset (in cuda code)
- Map data on compute grid
- Iterate on memory move / compute





GPU: CompilationChain

CUDA side

- nvcc : From CUDA program to PTX (GPU assembly)
- gcc : C to binary for the host

GPU Driver side

- CPU : Launch host process on CPU
- GPU driver : Compile PTX code to binary
- CPU : copy data from host mem to GPU mem
- CPU : map dataset and launch GPU execution
- GPU : run GPU code
- CPU : copy data from GPU mem to CPU mem






Introduction: Remember Memory Cell 101

SRAM memory cell depicting Inverter Loop as gates

- 6T memory cell
- Only 1 stable mode
- Read : "open" WL, read value
- Write: "open" WL, write value



Memory_cell_(computing)






Introduction: Remember Memory 102

Functions

- Select line
- Read or write
- Potentially select word in a line
- Low voltage used; "Sense amp" to normalize


Sense_amplifier

What every programmer should know about memory



rogramming model Static compiler GPU programming model CxRAM Hybrogen Code examples Conclusio

Inverted Von Neumann Programming Model




Why?

- Allows scalability :
 - Any vector size
 - Any tile number
 - Any system configuration : near or far IMC
- Works with any processor



Ideas: Inverted Von Neumann



CPU	Memory
control flow, address compute application workload,Mem I/O	answer CPU
control flow, address compute	answer CPU (less), applica- tion workload

Von neuman

- Stored instructions
- Bottleneck = limited bandwidth (data, insn, L1, L2, L3)
- Programm with data choregraphy

Non von Neumann


- Break model and bottleneck
- Problems
 - Send insns
 - Synchronize
 - Data layout





Von Neuman broked, what about Amhdal Law's ?

Ahmdal law's: "Speedup is limited by the sequential part"



Programmer approach

- Has to maximize parallel part
- Deal with data "choregraphy" between CPU and GPU.





Programmer approach

- Ease to interlace scalar instruction and IMPACT instructions
- Do not move data





HybroGen: Initial Objectives: New Code Generation Paradigm

Objectives: Application with Binary Automodification

- Without external libraries
- As fast as possible : Code generation speed 10 clock cycles per instruction)
- ullet As small as possible : Code generators $ilde{1}$ KB
- Portable accross architecture: RISCV, IBM Power 8 / 9, Kalray, CxRAM

Benefits

- Data set code generation dependant : values, size, strides
- User programmable code generation
- Heterogeneous ISA code generation





Domain Specific Language : HybroLang

By The Way:

Do we need a new programming language for a new programming model ? YES !

[Hennessy-Patterson "A New Golden Age for Computer Architecture"]

Why a new programming language ?

- Want to make data dependent code generation, on the fly.
- Do not want to find vectorization / parallelization : use it !
- Want to implement "Inverted Von Neumann Model" (slides on IMC)
- Want to use specific arithmetic: integer, saturated, arithmetic, ... IP@, stochastic, geometric shapes. ...

HybroLang features

- Similar to C syntax
- Variables = Hardware elements (register, memory line)
- Arithmetic Operators = existing processor UAL
- Run-time delayed code generation





Motivation : Static Compiler Versus Compilette


Static Compiler

- Run once
- Does not know data set characteristics
- Slow compilation (even with JIT)

Compilette


- Adapt on the fly
- Knowledge of the architecture
- Knowledge of the application

Need tools!





HybroGen: General View



HybroGen: H2 Language Specific

Language Level

- Link to hardware arithmetics datatype :int, float
- To be done : complex, ip, pixel, char
- Adapt & Link to vector size
- C like syntax
- Leaf function level
- Loop, Arithmetic expression

Supported architecture

- RISCV : ETHZ riscy, GreenWave / GAP8/9
- $\bullet \ \mathsf{CxRAM} : \mathsf{CEA} \ / \ \mathsf{RISCV} \ + \ \mathsf{CXRAM}$
- POWER : IBM / Power8Kalray : Kalray / KVX

Run time specific

- Implement innovative code generation scenarios
- Implement innovative code optimization scenarios
- Make dataset responsive applications





HybroGen: Objectives

Application domains

- Stochastic number support
- Packet filtering : Datatype ipv4, ipv6 addresses
- Transprecision algorithms: usage on mathematical iterative methods
- Stencil processing

Compilation

Execution time

(a) Static



(b)Dynamic Program init



Application controlled

Already done

- On the fly code generation for heterogeneous architectures
- Transprecision support : on the fly code generation for precision adaptation. Working demonstration on Newton algorithm : Power / RISCV / Kalray
- Support for In Memory Computing (next slides)
- Target processor modeling (QEMU plugin)





HybroGen: Optimization Phases

Compilation strategy

- Read code
- Gather needed instructions
- Transform in IR
- Optimize
- Generate C code generators
 - Macro instruction level
 - Instruction generators using macro instruction
 - Compilette rewriting using instruction generators

Optimization levels

- Static :
 - Register allocation
 - Classic code optimization
- Dynamic (40 machine cycle per instructions)
 - Instruction generation
 - Instruciton selection
 - Data interleaving





HybroGen: Optimization-Targe-Specific-Phases

RISC architecture

POWER Specific optimization on compare & branch optimization

Kalray Specific optimization on arithmetic operators

CxRAM

- \bullet Implement a code generator, generator generator
 - Detect CxRAM instructions
 - Generate RISCV instruction to generate the CxRAM instruction
 - Generate the RISCV generators





HybroGen : Programmation

Find a strategy

- Is your program compute bound / memory bound ?
- What parameters could be specialized ?
- What high level optimization is usefull?
- Do you need to use a special instruction
- Regeneration frequency
 - At each function call?
 - At each data set change ?
 - At each data set change
 At a specific frequency?
 - At a specific event ?

Use Hybrogen

- Use the legacy HybroGen
- Implement a specific backend optimization
- Add a new architecture



HybroGen: Simple Add Principle

Not so simple example

- Code specialization / Parameter reduction
- add(int a, int b) by add(int a) for a known b value
- Simple, but much more efficient because at run-time

Benefits

- Reduce memory pressure
- Reduce aritmetic (could optimize on b value)
- "Small" tutorial example
- Example on RISCV (works on all architectures)





HybroGen: Simple-Add-Source





HybroGen: Simple how to Build

How to run example

11

12

```
gre061041:CodeExamples/>./RunDemo.py -a riscv -i Add-With-Specialization
Namespace(arch=['riscv'], clean=False, debug=False, inputfile=['Add-With-Specialization'], verbose=False)
-->rm -f Add-With-Specialization Add-With-Specialization.c
-->which riscv32-unknown-elf-gcc
-->../Hybrolang.py --toC --arch riscv --inputfile Add-With-Specialization.hl
-->riscv32-unknown-elf-gcc -Wall -o Add-With-Specialization Add-With-Specialization.c
('3', '25')
-->qemu-riscv32 Add-With-Specialization 3 25
gre061041:CodeExamples/>qemu-riscv32 Add-With-Specialization 3 25
// Complette for simple addition between 1 variable with
// code specialization on value = 3
3 + 25 = 28
```





HybroGen: Simple-Add: Generated Source

Code Macro instructions

10

11



HybroGen: Simple-Add Generated Code



HybroGen: Simple-Add-Generated

```
Instruction Selector

void riscv_genADD_3(h2_sValue_t P0, h2_sValue_t P1, h2_sValue_t P2) {

if ((P0.arith == 'i') && (P0.wLen <= 32) && (P0.vLen == 1) && P0.ValOrReg == REGISTER && P1.ValOrReg == REGISTER && P2.ValOrReg == REGISTER && P
```





HybroGen: Simple-Add Generated code

Main code generator

```
h2_insn_t * genAdd(h2_insn_t * ptr, int b) {
```

```
{
/* Code Generation of 4 instructions */
/* Symbol table :*/
/* Symbol table :*/
/*VarName = { ValOrLen, arith, vectorLen, wordLen, regNo, Value} */
h2_sValue_t a = {REGISTER, 'i', 1, 32, 10, 0};
h2_sValue_t h2_outputVarName = {REGISTER, 'i', 1, 32, 10, 0};
h2_sValue_t r = {REGISTER, 'i', 1, 32, 5, 0};
h2_sValue_t h2_00000003 = {REGISTER, 'i', 1, 32, 6, 0};

/* Label table :*/
*define riscv_genLABEL(LABEL_ID) labelAddresses[LABEL_ID] = h2_asm_pc;
h2_insn_t * labelAddresses [] ={
};

h2_asm_pc = (h2_insn_t *) ptr;
```





HybroGen: Simple-Add-Exec

```
Simple run

gre061041:CodeExamples/>qemu-riscv32 Add-With-Specialization 3 40

// Compilette for simple addition between 1 variable with

// code specialization on value = 3

3 + 40 = 43
```

Run with debug

```
1 qemu-riscv32 Add-With-Specialization 3 25
2 // Compilette for simple addition between 1 variable with
3 // code specialization on value = 3
4 0x19008 : RV32I_MV_RI_I_32_1
5 0x19000 : RV32I_ADD_RRR_I_32_1
6 0x19010 : RV32I_MV_RI_132_1
7 0x19014 : RV32I_RET__I_32_1
8 3x - 25 = 28
```



HybroGen: Simple-Add-Source

Simple Addition with specialization

```
int main(int argc, char * argv[])
       h2_insn_t * ptr;
       int in0, in1, res;
       pifi fPtr;
       if (argc < 3)
           printf("Give..2..values\n");
10
           exit(-1):
11
12
           = atoi (argv[1]);
                                // Get the users values in1 8 in2
13
           = atoi (argv[2]);
14
       ptr = h2_malloc (1024); // Allocate memory for 1024 instructions
15
       printf("//uCompiletteuforusimpleuadditionubetweenu1uvariableuwith\n");
16
       printf("//ucodeuspecializationuonuvalueu=u%d\n", in0);
17
       fPtr = (pifi) genAdd (ptr. in0): // Generate instructions
18
       res = fPtr(in1): // Call generated code
19
       printf("%d,+,,%d,=,,%d\n", in0, in1, res);
```



HybroGen: Simple-Add Debug

```
1 shell to Run / interact

1 gre061041:CodeExamples/>qemu-riscv32 -g \
2 7777 Add-With-Specialization 3 25
3 // Compilette for simple addition
4 // between 1 variable with
5 // code specialization on value = 3
6 0x19008 : RV32I_MV_RI__32_1
7 0x1900c : RV32I_MV_RI__32_1
8 0x19010 : RV32I_MV_RI__32_1
9 0x19014 : RV32I_RET____32_1
```

1 shell to Debug / observe

```
riscv32 -unknown-elf-gdb Add-With-Specialization
     GNU gdb (GDB) 9.2
     (gdb) target remote :7777
     (gdb) break main
     Breakpoint 1 at 0x107c6: file Add—With—Specialization.c, line 201.
     (gdb) c
     Continuing
     Breakpoint 1, main (argc=3, argv=0x40800374) at Add-With-Specializate
     201
               if (argc < 3)
     (gdb) n
     206
               in0 = atoi (argv[1]):
     // Get the users values in1 & in2
               fPtr = (pifi) genAdd (ptr, in0); // Generate instructions
     211
14
     (gdb)
15
     212
               res = fPtr(in1); // Call generated code
     (gdb) x/4i fPtr
17
        0×19008
                      ori
                             t1.zero.3
18
        0×1900c:
                     add
                             t0.t1.a0
19
        0×19010:
                             a0.t0
                     mv
20
        0×19014 ·
                      ret
21
     (gdb)
```

HybroGen: Transprecision Source H2

```
Transprecision square root source code
     /* Newton square root demonstration with variable precision */
     h2_insn_t * genIterate(h2_insn_t * ptr, int FloatWidth)
       #Г
         flt #(FloatWidth) 1 iterate(flt #(FloatWidth) 1 u. flt #(FloatWidth) 1 val. flt #(FloatWidth) 1 div )
             flt #(FloatWidth) 1 r, tmp1, tmp2;
             tmp1 = val / u:
             tmp2 = u + tmp1;
10
             return tmp2 / div;
11
12
      1#
               /* r = (u + (\#(value) / u)) / 2.0*/
13
14
       return (h2_insn_t *) ptr;
15
```





HybroGen: Transprecision Generated Macros

Macro instruction generation

```
/* Begin Header autogenerated part */
     #include "h2-power-power.h"
     #define power_G32(INSN){ *(h2_asm_pc++) = (INSN);}
     void P1 BLR I 32(void){ /* ret */
     #ifdef H2 DEBUG
         printf("%pu:uP1_BLR__I_32\n", h2_asm_pc);
     #endif
             power_G32(((0x4e800020 >> 0) & 0xffffffff)); \
10
11
12
     void PPC_FADDS_RRR_F_32(int r0, int r1, int r2){ /* add */
13
     #ifdef H2_DEBUG
14
         printf("%p::::PPC_FADDS_RRR_F_32\n", h2_asm_pc);
15
     #endif
             power_G32(((0x3b & 0x3f) << 26)|((r0 & 0x1f) << 21)|((r1 & 0x1f) << 16)|((r2 & 0x1f) << 11)|((0x2a & 0x7ff) >> 0)); \
16
17
```





HybroGen: Transprecision-Generated-Compilette

Compilette Generation

```
/* Newton square root demonstration with variable precision */
     h2_insn_t * genIterate(h2_insn_t * ptr, int FloatWidth)
     /* Code Generation of 4 instructions */
     /* Symbol table :*/
             /*VarName = { ValOrLen, arith, vectorLen, wordLen, regNo, Value} */
             h2_sValue_t u = {REGISTER, 'f', 1, (FloatWidth), 1, 0};
             h2_sValue_t val = {REGISTER, 'f', 1, (FloatWidth), 2, 0};
             h2_sValue_t div = {REGISTER, 'f', 1, (FloatWidth), 3, 0};
10
             h2_sValue_t h2_outputVarName = {REGISTER, 'f', 1, (FloatWidth), 1, 0};
11
             h2_sValue_t r = {REGISTER, 'f', 1, (FloatWidth), 14, 0};
12
             h2_sValue_t tmp1 = {REGISTER, 'f', 1, (FloatWidth), 15, 0};
13
             h2_sValue_t tmp2 = {REGISTER, 'f', 1, (FloatWidth), 16, 0};
14
             h2 sValue t h2 00000000 = (REGISTER, 'f', 1, (FloatWidth), 17, 0):
```





HybroGen: Transprecision-Generated-Compilette

```
Compilette Generation Code generator
             h2_asm_pc = (h2_insn_t *) ptr;
             h2_codeGenerationOK = 1;
             power_genDIV_3(h2_00000000, val, u);
             power_genMV_2(tmp1, h2_00000000);
             power_genADD_3(h2_00000000, u, tmp1);
             power_genMV_2(tmp2, h2_00000000);
             power_genDIV_3(h2_00000000, tmp2, div);
             power_genMV_2(h2_outputVarName, h2_00000000);
             power_genRET_0();
10
             /* Call back code for loops */
11
             h2_save_asm_pc = h2_asm_pc:
12
             h2_asm_pc = h2_save_asm_pc;
13
             iflush(ptr, h2_asm_pc);
14
               /* r = (u + (\#(value) / u)) / 2.0*/
```



HybroGen: Transprecision-Generated-InstructionSelector

```
Macro instruction generation
     void power_genADD_3(h2_sValue_t P0, h2_sValue_t P1, h2_sValue_t P2)
         if ((PO.arith == 'f') && (PO.wLen <= 32) && (PO.vLen == 1) && PO.ValorReg == REGISTER && P1.ValorReg == REGISTER && P2.ValorReg ==
             PPC_FADDS_RRR_F_32(PO.regNro, P1.regNro, P2.regNro);
         else if ((PO.arith == 'f') && (PO.wLen <= 32) && (PO.vLen == 1) && PO.ValOrReg == REGISTER && P1.ValOrReg == REGISTER && P2.ValOrReg
             PPC_FADDS__RRR_F_32(P0.regNro, P1.regNro, P2.regNro);
10
11
         else if ((PO.arith == 'f') && (PO.wLen <= 32) && (PO.vLen == 4) && PO.ValOrReg == REGISTER && P1.ValOrReg == REGISTER && P2.ValOrReg
12
13
             V2_03_VADDFP_RRR_F_32(P0.regNro, P1.regNro, P2.regNro);
14
15
         else if ((PO.arith == 'f') && (PO.wLen <= 64) && (PO.vLen == 1) && PO.ValOrReg == REGISTER && P1.ValOrReg == REGISTER && P2.ValOrReg
16
17
             P1_FADD_RRR_F_64(P0.regNro, P1.regNro, P2.regNro);
18
19
         else if ((PO.arith == 'f') && (PO.wLen <= 64) && (PO.vLen == 1) && PO.ValorReg == REGISTER && P1.ValorReg == REGISTER && P2.ValorReg
20
21
             P1 FADD RRR F 64 (P0.regNro, P1.regNro, P2.regNro);
22
23
24
         else
```

HybroGen: Transprecision-Exec

Macro instruction generation

```
gemu-ppc64le Newton.power 65536 1e-13
     Compute square root of 65536.000000
     With precision of 1.000000e+01 (float)
     With precision of 1.000000e-13 (double)
     0x100212a0 : PPC_FDIVS_RRR_F_32
     0x100212a4 : P1_FMR_RR_F_32
     0x100212a8 : PPC_FADDS_RRR_F_32
     0x100212ac : P1_FMR_RR_F_32
     0x100212b0 : PPC_FDIVS_RRR_F_32
     0x100212b4 : P1_FMR_RR_F_32
11
     0x100212b8 : P1_BLR__I_32
12
      0 float : 32768.500000000000000000, 1.000000e+01
13
      1 float : 16385.250000000000000000, 1.000000e+01
14
              : 8194.62500000000000000000 , 1.000000e+01
       2 float
15
      3 float : 4101.31103515625000000000 . 1.000000e+01
16
              : 2058.64526367187500000000, 1.000000e+01
       4 float
17
       5 float
              : 1045.23986816406250000000, 1.000000e+01
18
              : 553.96966552734375000000, 1.000000e+01
       6 float
```





HybroGen: Transprecision Exec 2nd part

```
Macro instruction generation
              : 336.13607788085937500000. 1.000000e+01
       8 float
              : 265.55236816406250000000, 1.000000e+01
      9 float : 256.17181396484375000000, 1.000000e+01
    0x100212a0 : P1_FDIV_RRR_F_64
    0x100212a4 : P1_FMR_RR_F_64
    0x100212a8 : P1_FADD_RRR_F_64
    0x100212ac : P1_FMR_RR_F_64
    0x100212b0 : P1_FDIV_RRR_F_64
    0x100212b4 : P1_FMR_RR_F_64
    0x100212b8 : P1_BLR__I_32
11
     10 double: 256.00005761765521583584, 1.000000e-13
12
     11 double: 256.0000000000648014975, 1.000000e-13
13
     12 double : 256.000000000000000000 . 1.000000e-13
14
      13 double: 256.000000000000000000 1.000000e-13
```



HybroGen: Transprecision Source Main





Conclusion:

Have fun with binary code generation

Many scenario to be invented

Intersting period

- End of the Moore's Law
- Amdhal law still valid
- Energy challenge = Specialized architecture
- Specialized architecture = Fun with compilers



