self_balancing_robot Design Description Horia

self_balancing_robot: Design Description Horia

Publication date 01-Oct-2018 22:16:45 Copyright © 2018

For Internal Distribution Only

Table of Contents

. Model Version	1
. Root System	2
2.1. Blocks	2
2.1.1. Parameters	2
2.1.2. Block Execution Order	3
. Subsystems	
3.1. ARM Cortex M0+	5
3.1.1. Blocks	
3.2. Balance module	8
3.2.1. Blocks	
3.3. Motor Drive module	19
3.3.1. Blocks	19
3.4. PID Controller	
3.4.1. Blocks	25
3.5. PID1	
3.5.1. Blocks	32
3.6. Sensor	36
3.6.1. Blocks	37
. System Design Variables	40
4.1. Design Variable Summary	40
4.2. Design Variable Details	41
. Requirements Traceability	43
Substant Model Configuration	44
. Glossary	69
. About this Report	70
8.1. Report Overview	70
8.2. Root System Description	70
8.3. Subsystem Descriptions	71
8.4. State Chart Descriptions	71

List of Figures

2.1. self_balancing_robot	2
3.1. self_balancing_robot/ARM Cortex M0+	
3.2. self_balancing_robot/ARM Cortex M0+/Balance module	8
3.3. self_balancing_robot/ARM Cortex M0+/Motor Drive module	19
3.4. self_balancing_robot/ARM Cortex M0+/Balance module/PID Controller	25
3.5. self_balancing_robot/ARM Cortex M0+/Balance module/PID1	32
3.6. self_balancing_robot/Sensor	36

List of Tables

2.1. "Constant" Parameters	,	2
2.2. "Constant1" Parameters		3
3.1. "Angle" Parameters	!	5
3.2. "Goto" Parameters		6
3.3. "Manual Stop" Parameters		6
3.4. "Motor Command" Parameters		
3.5. "Obstacle" Parameters		
3.6. "Cart and pendulum system Phi/U1" Parameters		Ŕ
3.7. "Desired angle from vertical" Parameters		R
3.8. "Goto" Parameters		
3.9. "Motor Command out" Parameters		
3.10. "PID Controller" Parameters		
3.11. "Sensed angle" Parameters		
3.12. "State-Space2" Parameters		
3.13. "Step1" Parameters		
3.14. "Step2" Parameters		
3.15. "Sum" Parameters		
3.16. "Sum1" Parameters		
3.17. "Sum3" Parameters		
3.18. "Add" Parameters		
3.19. "Add1" Parameters		
3.20. "Add2" Parameters		
3.21. "Constant1" Parameters		
3.22. "Manual stop" Parameters		
3.23. "Motor command in" Parameters		
3.24. "Motor Command out" Parameters		
3.25. "Obstacle" Parameters		
3.26. "Product" Parameters		
3.27. "Saturation" Parameters		
3.28. "Step" Parameters		
3.29. "Derivative Gain" Parameters		5
3.30. "Filter" Parameters	20	6
3.31. "Filter Coefficient" Parameters	27	7
3.32. "Integral Gain" Parameters		7
3.33. "Integrator" Parameters	28	8
3.34. "Proportional Gain" Parameters		
3.35. "Sum" Parameters		
3.36. "SumD" Parameters		
3.37. "u" Parameters	30	0
3.38. "y" Parameters		
3.39. "Derivative" Parameters		
3.40. "In1" Parameters		
3.41. "Integrator" Parameters		
3.42. "Kd" Parameters		
3.43. "Ki" Parameters		
3.44. "Kp" Parameters		
3.45. "Out1" Parameters		
3.46. "Sum" Parameters		
3.47. "Angle" Parameters		
3.48. "From" Parameters		
3.49. "From1" Parameters	38	ŏ

self_balancing_robot

3.50. "position integrator" Parameters	38
3.51. "Sensor" Parameters	
4.1. Design Variables	
4.2. Functions used in Design Variable Expressions	
4.3. A	
6.1. self_balancing_robot Configuration Set	
6.2. self_balancing_robot Configuration Set.Components(1)	
6.3. self_balancing_robot Configuration Set.Components(2)	
6.4. self_balancing_robot Configuration Set.Components(3)	
6.5. self_balancing_robot Configuration Set.Components(4)	
6.6. self_balancing_robot Configuration Set.Components(5)	
6.7. self_balancing_robot Configuration Set.Components(6)	52
6.8. self_balancing_robot Configuration Set.Components(7)	52
6.9. self_balancing_robot Configuration Set.Components(8)	
6.10. self_balancing_robot Configuration Set.Components(9)	55
6.11. self_balancing_robot Configuration Set.Components(10)	
6.12. self_balancing_robot Configuration Set.Components(8).CodeCoverageSettin-	
gs	57
6.13. self_balancing_robot Configuration Set.Components(8).Components(1)	57
	58
6.15. HDL Coder	60

Chapter 1. Model Version

Version: 1.81

Last modified: Mon Oct 01 22:16:27 2018


Checksum: 98782485 2149761534 868032656 2373734650

Chapter 2. Root System

Table of Contents

2.1.	Blocks	2
	2.1.1. Parameters	2
	2.1.2. Block Execution Order	3

Figure 2.1. self_balancing_robot



2.1. Blocks

2.1.1. Parameters

2.1.1.1. "Constant" (Constant)

Table 2.1. "Constant" Parameters

Parameter	Value
Constant value	0
Interpret vector parameters as 1-D	on
Output minimum	
Output maximum	
Output data type	Inherit: Inherit from 'Constant value'
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Sample time	inf
Frame period	inf

2.1.1.2. "Constant1" (Constant)

Table 2.2. "Constant1" Parameters

Parameter	Value
Constant value	0
Interpret vector parameters as 1-D	on
Output minimum	
Output maximum	
Output data type	Inherit: Inherit from 'Constant value'
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Sample time	inf
Frame period	inf

2.1.2. Block Execution Order

- 1. Constant [2] (Constant)
- 2. Constant1 [21] (Constant)
- 3. Add1 [20] (Sum)
- 4. Constant1 [3] (Constant)
- 5. Add2 [20] (Sum)
- 6. Step [24] (Step)
- 7. Desired angle from vertical [8] (Constant)
- 8. Sensor [38] (TransferFcn)
- 9. Sum1 [17] (Sum)
- 10. Proportional Gain [28] (Gain)
- 11. Integrator [28] (Integrator)
- 12. Derivative Gain [25] (Gain)
- 13. Filter [26] (Integrator)
- 14. SumD [30] (Sum)
- 15. Filter Coefficient [26] (Gain)
- 16. Sum [29] (Sum)
- 17. Step1 [16] (Step)
- 18. Step2 [16] (Step)
- 19. Sum3 [18] (Sum)
- 20. Sum [17] (Sum)
- 21. Add [19] (Sum)
- 22. Product [23] (Product)
- 23. Saturation [24] (Saturate)
- 24. Scope [7] (Scope)
- 25. Cart and pendulum system Phi/U1 [8] (TransferFcn)
- 26. Phi [10] (Scope)

- 27. U [19] (Scope)
- 28. Integral Gain [27] (Gain)
- 29. Integrator [32] (Integrator)
- 30. Ki [34] (Gain)
- 31. State-Space2 [16] (StateSpace)
- 32. HiddenToAsyncQueue_InsertedFor_Product_at_outport_0 (ToAsyncQueueBlock)
- 33. HiddenToAsyncQueue_InsertedFor_Sensor_at_outport_0 (ToAsyncQueueBlock)
- 34. position integrator [38] (Integrator)
- 35. HiddenToAsyncQueue_InsertedFor_position integrator_at_outport_0 (ToAsyncQueueBlock)
- 36. position [38] (Scope)


Chapter 3. Subsystems

Table of Contents

3.1. ARM Cortex M0+	5
3.1.1. Blocks	
3.2. Balance module	
3.2.1. Blocks	. 8
3.3. Motor Drive module	19
3.3.1. Blocks	19
3.4. PID Controller	25
3.4.1. Blocks	25
3.5. PID1	32
3.5.1. Blocks	32
3.6. Sensor	36
3.6.1. Blocks	37

3.1. ARM Cortex M0+

Figure 3.1. self_balancing_robot/ARM Cortex M0+



3.1.1. Blocks

3.1.1.1. Parameters

3.1.1.1. "Angle" (Inport)

Table 3.1. "Angle" Parameters

Parameter	Value
Port number	3

Parameter	Value
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	Inherit: auto

3.1.1.1.2. "Goto" (Goto)

Table 3.2. "Goto" Parameters

Parameter	Value
Tag	motorcmd
Icon display	Tag
Tag visibility	global

3.1.1.3. "Manual Stop" (Inport)

Table 3.3. "Manual Stop" Parameters

Parameter	Value
Port number	2
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	Inherit: auto

3.1.1.4. "Motor Command" (Outport)

Table 3.4. "Motor Command" Parameters

Parameter	Value
Port number	1

Parameter	Value
Icon display	Port number
Minimum	
Maximum	
Data type	Inherit: auto
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1
Ensure outport is virtual	off
Source of initial output value	Dialog
Output when disabled	held
Initial output	
MustResolveToSigna- lObject	off


3.1.1.5. "Obstacle" (Inport)

Table 3.5. "Obstacle" Parameters

Parameter	Value
Port number	1
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	Inherit: auto

3.2. Balance module

Figure 3.2. self_balancing_robot/ARM Cortex M0+/Balance module



3.2.1. Blocks

3.2.1.1. Parameters

3.2.1.1.1. "Cart and pendulum system Phi/U1" (TransferFcn)

Table 3.6. "Cart and pendulum system Phi/U1" Parameters

Parameter	Value
Numerator coefficients	phi_u_num
Denominator coefficients	phi_u_den
State Name (e.g., 'position')	

3.2.1.1.2. "Desired angle from vertical" (Constant)

Table 3.7. "Desired angle from vertical" Parameters

Parameter	Value
Constant value	0
Interpret vector parameters as 1-D	on
Output minimum	
Output maximum	
Output data type	Inherit: Inherit from 'Constant value'

Parameter	Value
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Sample time	inf
Frame period	inf

3.2.1.1.3. "Goto" (Goto)

Table 3.8. "Goto" Parameters

Parameter	Value
Tag	phi
Icon display	Tag
Tag visibility	global

3.2.1.1.4. "Motor Command out" (Outport)

Table 3.9. "Motor Command out" Parameters

Parameter	Value
Port number	1
Icon display	Port number
Minimum	
Maximum	
Data type	Inherit: auto
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1
Ensure outport is virtual	off
Source of initial output value	Dialog

Parameter	Value
Output when disabled	held
Initial output	
MustResolveToSigna- lObject	off

3.2.1.1.5. "PID Controller" (SubSystem)

Table 3.10. "PID Controller" Parameters

Parameter	Value
SimulinkmasksContr- oller_MP	PID
SimulinkmasksTime- Domain_MP	Continuous-time
SimulinkmasksSamp- leTime1ForInherited- _MP	-1
SimulinkmasksInteg- ratorMethod_MP	Forward Euler
SimulinkmasksFilter- Method_MP	Forward Euler
SimulinkmasksForm- _MP	Parallel
SimulinkmasksUseFi- lter_MP	on
SimulinkmasksSourc- e_MP	internal
SimulinkmasksProp- ortionalP_MP	69.6609184248737
SimulinkmasksInteg- ralI_MP	20.2207036745879
SimulinkmasksDerivativeD_MP	18.855379703885
SimulinkmasksFilter- CoefficientN_MP	4147.68884072985
SimulinkmasksSourc- e_MP	internal
SimulinkmasksInteg- rator_MP	0
SimulinkmasksFilter- _MP	0
SimulinkmasksExter- nalReset_MP	none

Parameter	Value
SimulinkmasksIgnor- eResetWhenLineariz- ing_MP	off
SimulinkmasksEnab- leZerocrossingDetect- ion_MP	on
SimulinkmasksLimit- Output_MP	off
SimulinkmasksUppe- rSaturationLimit_MP	inf
SimulinkmasksLowe- rSaturationLimit_MP	-inf
SimulinkmasksIgnor- eSaturationWhenLin- earizing_MP	on
SimulinkmasksAnti- windupMethod_MP	none
SimulinkmasksBack- calculationCoefficien- tKb_MP	1
SimulinkmasksEnab- leTrackingMode_MP	off
SimulinkmasksTrack- ingCoefficientKt_MP	1
SimulinkmasksInteg- erRoundingMode_MP	Floor
SimulinkmasksSatur- ateOnIntegerOverflo- w_MP	off
SimulinkmasksLock- DataTypeAgainstFxp- Tools_MP	off
SimulinkmasksPPar- ameterMinimum_MP	
SimulinkmasksPPar- ameterMaximum_MP	
SimulinkmasksPPar- ameter_MP	Inherit: Inherit via internal rule
SimulinkmasksIPara- meterMinimum_MP	
SimulinkmasksIPara- meterMaximum_MP	
SimulinkmasksIPara- meter_MP	Inherit: Inherit via internal rule

Parameter	Value
SimulinkmasksDPar- ameterMinimum_MP	
SimulinkmasksDPar- ameterMaximum_MP	
SimulinkmasksDPar- ameter_MP	Inherit: Inherit via internal rule
SimulinkmasksNPar- ameterMinimum_MP	
SimulinkmasksNPar- ameterMaximum_MP	
SimulinkmasksNPar- ameter_MP	Inherit: Inherit via internal rule
SimulinkmasksKbP- arameterMinimum MP	
SimulinkmasksKbPa- rameterMaximum MP	
SimulinkmasksKbPa- rameter_MP	Inherit: Inherit via internal rule
SimulinkmasksKtPar- ameterMinimum_MP	
SimulinkmasksKtPar- ameterMaximum_MP	
SimulinkmasksKtPar- ameter_MP	Inherit: Inherit via internal rule
SimulinkmasksPPro- ductOutputMinimu- m_MP	
SimulinkmasksPPro- ductOutputMaximu- m_MP	
SimulinkmasksPPro- ductOutput_MP	Inherit: Inherit via internal rule
SimulinkmasksIProd- uctOutputMinimum MP	
SimulinkmasksIProd- uctOutputMaximum- _MP	
SimulinkmasksIProd- uctOutput_MP	Inherit: Inherit via internal rule
SimulinkmasksDPro- ductOutputMinimu- m_MP	

Parameter	Value
SimulinkmasksDPro- ductOutputMaximu- m_MP	
SimulinkmasksDPro- ductOutput_MP	Inherit: Inherit via internal rule
SimulinkmasksNPro- ductOutputMinimu- m_MP	
SimulinkmasksNPro- ductOutputMaximu- m_MP	
SimulinkmasksNPro- ductOutput_MP	Inherit: Inherit via internal rule
SimulinkmasksKbPr- oductOutputMinimu- m_MP	
SimulinkmasksKbPr- oductOutputMaximu- m_MP	
SimulinkmasksKbPr- oductOutput_MP	Inherit: Inherit via internal rule
SimulinkmasksKtPr- oductOutputMinimu- m_MP	
SimulinkmasksKtPr- oductOutputMaximu- m_MP	
SimulinkmasksKtPro- ductOutput_MP	Inherit: Inherit via internal rule
SimulinkmasksInteg- ratorOutputMinimu- m_MP	
SimulinkmasksIntegratorOutputMaximum_MP	
SimulinkmasksInteg- ratorOutput_MP	Inherit: Inherit via internal rule
SimulinkmasksFilter- OutputMinimum_MP	
SimulinkmasksFilter- OutputMaximum_MP	
SimulinkmasksFilter- Output_MP	Inherit: Inherit via internal rule
SimulinkmasksSum- OutputMinimum_MP	

Parameter	Value
SimulinkmasksSum- OutputMaximum_MP	
SimulinkmasksSum- Output_MP	Inherit: Inherit via internal rule
SimulinkmasksSum- I1OutputMinimum MP	
SimulinkmasksSum- I1OutputMaximum MP	
SimulinkmasksSumI- 1Output_MP	Inherit: Inherit via internal rule
SimulinkmasksSum- I2OutputMinimum MP	
SimulinkmasksSum- I2OutputMaximum MP	
SimulinkmasksSumI- 2Output_MP	Inherit: Inherit via internal rule
SimulinkmasksSum- I3OutputMinimum MP	
SimulinkmasksSum- I3OutputMaximum MP	
SimulinkmasksSumI- 3Output_MP	Inherit: Inherit via internal rule
SimulinkmasksSum- DOutputMinimum MP	
SimulinkmasksSum- DOutputMaximum MP	
SimulinkmasksSum- DOutput_MP	Inherit: Inherit via internal rule
SimulinkmasksAccu- mulatorOfSum_MP	Inherit: Inherit via internal rule
SimulinkmasksAccu- mulatorOfSumI1_MP	Inherit: Inherit via internal rule
SimulinkmasksAccu- mulatorOfSumI2_MP	Inherit: Inherit via internal rule
SimulinkmasksAccumulatorOfSumI3_MP	Inherit: Inherit via internal rule

Parameter	Value
SimulinkmasksAccu- mulatorOfSumD_MP	Inherit: Inherit via internal rule
SimulinkmasksSatur- ationOutputMinimu- m_MP	
SimulinkmasksSaturationOutputMaximum_MP	
SimulinkmasksSatur- ationOutput_MP	Inherit: Same as input
SimulinkmasksState- Nameegposition_MP	
SimulinkmasksState- NameMustResolveTo- SimulinkSignalObjec- t_MP	off
SimulinkmasksState- Nameegposition_MP	
SimulinkmasksState- NameMustResolveTo- SimulinkSignalObjec- t_MP	off
SimulinkmasksDiffe- rentiator_MP	0
SimulinkmasksDiffe- rentiatorOutputMini- mum_MP	
SimulinkmasksDiffe- rentiatorOutputMaxi- mum_MP	
SimulinkmasksDiffe- rentiatorOutput_MP	Inherit: Inherit via internal rule
Simulinkblkprm_pro- mptsIntegratorInitC- ondSetting	State (most efficient)

3.2.1.1.6. "Sensed angle" (Inport)

Table 3.11. "Sensed angle" Parameters

Parameter	Value
Port number	1
Port dimensions (-1 for inherited)	-1

Parameter	Value
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	Inherit: auto

3.2.1.1.7. "State-Space2" (StateSpace)

Table 3.12. "State-Space2" Parameters

Parameter	Value
A	A
В	В
С	С
D	D
Initial conditions	[0 0.4 0]
State Name (e.g., 'position')	

3.2.1.1.8. "Step1" (Step)

Table 3.13. "Step1" Parameters

Parameter	Value
Step time	1
Initial value	0
Final value	2
Sample time	0
Interpret vector parameters as 1-D	on
Enable zero-crossing detection	on

3.2.1.1.9. "Step2" (Step)

Table 3.14. "Step2" Parameters

Parameter	Value
Step time	1.1
Initial value	0
Final value	2

Parameter	Value
Sample time	0
Interpret vector parameters as 1-D	on
Enable zero-crossing detection	on

3.2.1.1.10. "Sum" (Sum)

Table 3.15. "Sum" Parameters

Parameter	Value
Icon shape	round
List of signs	++
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

3.2.1.1.11. "Sum1" (Sum)

Table 3.16. "Sum1" Parameters

Parameter	Value
Icon shape	round
List of signs	+-
Sum over	All dimensions
Dimension	1

Parameter	Value
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mo- de	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

3.2.1.1.12. "Sum3" (Sum)


Table 3.17. "Sum3" Parameters

Parameter	Value
Icon shape	rectangular
List of signs	+-
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mo- de	Floor
Saturate on integer overflow	off

Parameter	Value
Sample time (-1 for inherited)	-1

3.3. Motor Drive module

Figure 3.3. self_balancing_robot/ARM Cortex M0+/Motor Drive module



3.3.1. Blocks

3.3.1.1. Parameters

3.3.1.1.1. "Add" (Sum)

Table 3.18. "Add" Parameters

Parameter	Value
Icon shape	rectangular
List of signs	++
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off

Parameter	Value
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

3.3.1.1.2. "Add1" (Sum)

Table 3.19. "Add1" Parameters

Parameter	Value
Icon shape	rectangular
List of signs	-+
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

3.3.1.1.3. "Add2" (Sum)

Table 3.20. "Add2" Parameters

Parameter	Value
Icon shape	rectangular
List of signs	+-
Sum over	All dimensions

Parameter	Value
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mo- de	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

3.3.1.1.4. "Constant1" (Constant)

Table 3.21. "Constant1" Parameters

Parameter	Value
Constant value	1
Interpret vector parameters as 1-D	on
Output minimum	
Output maximum	
Output data type	Inherit: Inherit from 'Constant value'
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Sample time	inf
Frame period	inf

3.3.1.1.5. "Manual stop" (Inport)

Table 3.22. "Manual stop" Parameters

Parameter	Value
Port number	2

Parameter	Value
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	Inherit: auto

3.3.1.1.6. "Motor command in" (Inport)

Table 3.23. "Motor command in" Parameters

Parameter	Value
Port number	3
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	Inherit: auto

3.3.1.1.7. "Motor Command out" (Outport)

Table 3.24. "Motor Command out" Parameters

Parameter	Value
Port number	1
Icon display	Port number
Minimum	
Maximum	
Data type	Inherit: auto
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1

Parameter	Value
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1
Ensure outport is virtual	off
Source of initial output value	Dialog
Output when disabled	held
Initial output	
MustResolveToSigna- lObject	off

3.3.1.1.8. "Obstacle" (Inport)

Table 3.25. "Obstacle" Parameters

Parameter	Value
Port number	1
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	Inherit: auto

3.3.1.1.9. "Product" (Product)

Table 3.26. "Product" Parameters

Parameter	Value
Number of inputs	3
Multiplication	Element-wise(.*)
Multiply over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Output minimum	
Output maximum	

Parameter	Value
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

3.3.1.1.10. "Saturation" (Saturate)

Table 3.27. "Saturation" Parameters

Parameter	Value
Upper limit	+4
Lower limit	-4
Treat as gain when li- nearizing	on
Enable zero-crossing detection	on
Sample time (-1 for inherited)	-1
Output minimum	
Output maximum	
Output data type	Inherit: Same as input
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor

3.3.1.1.11. "Step" (Step)


Table 3.28. "Step" Parameters

Parameter	Value
Step time	1
Initial value	0
Final value	1

Parameter	Value
Sample time	0
Interpret vector parameters as 1-D	on
Enable zero-crossing detection	on

3.4. PID Controller

 $Figure~3.4.~self_balancing_robot/ARM~Cortex~M0+/Balance~module/PID~Controller$



3.4.1. Blocks

3.4.1.1. Parameters

3.4.1.1.1. "Derivative Gain" (Gain)

Table 3.29. "Derivative Gain" Parameters

Parameter	Value
Gain	D
Multiplication	Element-wise(K.*u)
Parameter minimum	DParamMin
Parameter maximum	DParamMax
Parameter data type	Inherit: Inherit via internal rule

Parameter	Value
Output minimum	DOutMin
Output maximum	DOutMax
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mo- de	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	SampleTime

3.4.1.1.2. "Filter" (Integrator)

Table 3.30. "Filter" Parameters

Parameter	Value
External reset	none
Initial condition sou- rce	internal
Initial condition	InitialConditionForFilter
Limit output	off
Upper saturation limit	inf
Lower saturation limit	-inf
Wrap state	off
Wrapped state upper value	pi
Wrapped state lower value	-pi
Show saturation port	off
Show state port	off
Ignore limit and reset when linearizing	off
Enable zero-crossing detection	on
State Name (e.g., 'position')	

3.4.1.1.3. "Filter Coefficient" (Gain)

Table 3.31. "Filter Coefficient" Parameters

Parameter	Value
Gain	N
Multiplication	Element-wise(K.*u)
Parameter minimum	NParamMin
Parameter maximum	NParamMax
Parameter data type	Inherit: Inherit via internal rule
Output minimum	NOutMin
Output maximum	NOutMax
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	SampleTime

3.4.1.1.4. "Integral Gain" (Gain)

Table 3.32. "Integral Gain" Parameters

Parameter	Value
Gain	I
Multiplication	Element-wise(K.*u)
Parameter minimum	IParamMin
Parameter maximum	IParamMax
Parameter data type	Inherit: Inherit via internal rule
Output minimum	IOutMin
Output maximum	IOutMax
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mo- de	Floor

Parameter	Value
Saturate on integer overflow	off
Sample time (-1 for inherited)	SampleTime

3.4.1.1.5. "Integrator" (Integrator)

Table 3.33. "Integrator" Parameters

Parameter	Value
External reset	none
Initial condition sou- rce	internal
Initial condition	InitialConditionForIntegrator
Limit output	off
Upper saturation limit	inf
Lower saturation limit	-inf
Wrap state	off
Wrapped state upper value	pi
Wrapped state lower value	-pi
Show saturation port	off
Show state port	off
Ignore limit and reset when linearizing	off
Enable zero-crossing detection	on
State Name (e.g., 'position')	

3.4.1.1.6. "Proportional Gain" (Gain)

Table 3.34. "Proportional Gain" Parameters

Parameter	Value
Gain	P
Multiplication	Element-wise(K.*u)
Parameter minimum	PParamMin

Parameter	Value
Parameter maximum	PParamMax
Parameter data type	Inherit: Inherit via internal rule
Output minimum	POutMin
Output maximum	POutMax
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	SampleTime

3.4.1.1.7. "Sum" (Sum)

Table 3.35. "Sum" Parameters

Parameter	Value
Icon shape	round
List of signs	+++
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	SumOutMin
Output maximum	SumOutMax
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mo- de	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	SampleTime

3.4.1.1.8. "SumD" (Sum)

Table 3.36. "SumD" Parameters

Parameter	Value
Icon shape	round
List of signs	+-
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	SumDOutMin
Output maximum	SumDOutMax
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	SampleTime

3.4.1.1.9. "u" (Inport)

Table 3.37. "u" Parameters

Parameter	Value
Port number	1
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	SampleTime
Minimum	
Maximum	
Data type	Inherit: auto


3.4.1.1.10. "y" (Outport)

Table 3.38. "y" Parameters

Parameter	Value
Port number	1
Icon display	Port number
Minimum	
Maximum	
Data type	Inherit: auto
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1
Variable-size signal	Inherit
Sample time (-1 for inherited)	SampleTime
Ensure outport is virtual	off
Source of initial output value	Dialog
Output when disabled	held
Initial output	0
MustResolveToSigna- lObject	off

3.5. PID1

Figure 3.5. self_balancing_robot/ARM Cortex M0+/Balance module/ PID1



3.5.1. Blocks

3.5.1.1. Parameters

3.5.1.1.1. "Derivative" (Derivative)

Table 3.39. "Derivative" Parameters

Parameter	Value
Coefficient c in the transfer function appr-	
oximation s/(c*s + 1) used for linearization	

3.5.1.1.2. "In1" (Inport)

Table 3.40. "In1" Parameters

Parameter	Value
Port number	1
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	Inherit: auto

3.5.1.1.3. "Integrator" (Integrator)

Table 3.41. "Integrator" Parameters

Parameter	Value
External reset	none
Initial condition sou- rce	internal
Initial condition	0
Limit output	off
Upper saturation limit	inf
Lower saturation limit	-inf
Wrap state	off
Wrapped state upper value	pi
Wrapped state lower value	-pi
Show saturation port	off
Show state port	off
Ignore limit and reset when linearizing	off
Enable zero-crossing detection	on
State Name (e.g., 'position')	m .

3.5.1.1.4. "Kd" (Gain)

Table 3.42. "Kd" Parameters

Parameter	Value
Gain	Kd
Multiplication	Element-wise(K.*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against	off

Parameter	Value
changes by the fixe- d-point tools	
Integer rounding mo- de	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

3.5.1.1.5. "Ki" (Gain)

Table 3.43. "Ki" Parameters

Parameter	Value
Gain	Ki
Multiplication	Element-wise(K.*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mo- de	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

3.5.1.1.6. "Kp" (Gain)

Table 3.44. "Kp" Parameters

Parameter	Value
Gain	Кр
Multiplication	Element-wise(K.*u)
Parameter minimum	
Parameter maximum	

Parameter	Value
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mo- de	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

3.5.1.1.7. "Out1" (Outport)

Table 3.45. "Out1" Parameters

Parameter	Value
Port number	1
Icon display	Port number
Minimum	
Maximum	
Data type	Inherit: auto
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1
Ensure outport is virtual	off
Source of initial output value	Dialog

Parameter	Value
Output when disabled	held
Initial output	
MustResolveToSigna- lObject	off


3.5.1.1.8. "Sum" (Sum)

Table 3.46. "Sum" Parameters

Parameter	Value
Icon shape	round
List of signs	+++
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data ty- pe	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

3.6. Sensor

Figure 3.6. self_balancing_robot/Sensor



3.6.1. Blocks

3.6.1.1. Parameters

3.6.1.1.1. " Angle" (Outport)

Table 3.47. " Angle" Parameters

Parameter	Value
Port number	1
Icon display	Port number
Minimum	
Maximum	
Data type	Inherit: auto
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1
Ensure outport is virtual	off
Source of initial output value	Dialog
Output when disabled	held
Initial output	П
MustResolveToSigna- lObject	off

3.6.1.1.2. "From" (From)

Table 3.48. "From" Parameters

Parameter	Value
Goto tag	phi
Icon display	Tag

3.6.1.1.3. "From1" (From)

Table 3.49. "From1" Parameters

Parameter	Value
Goto tag	motorcmd
Icon display	Tag

3.6.1.1.4. "position integrator" (Integrator)

Table 3.50. "position integrator" Parameters

Parameter	Value
External reset	none
Initial condition sou- rce	internal
Initial condition	0
Limit output	off
Upper saturation limit	inf
Lower saturation li- mit	-inf
Wrap state	off
Wrapped state upper value	pi
Wrapped state lower value	-pi
Show saturation port	off
Show state port	off
Ignore limit and reset when linearizing	off
Enable zero-crossing detection	on
State Name (e.g., 'position')	

3.6.1.1.5. "Sensor" (TransferFcn)

Table 3.51. "Sensor" Parameters

Parameter	Value
Numerator coefficie-	[1]
nts	

Subsystems

Parameter	Value
Denominator coefficients	[0.1 1]
State Name (e.g., 'position')	

Chapter 4. System Design Variables

Table of Contents

4.1. Design Variable Summary	40
4.2. Design Variable Details	41

4.1. Design Variable Summary

Table 4.1. Design Variables

Variable Name	Parent Blocks	Size	Bytes	Class	Value
A	State-Space2 [16] State-Space2 [16]	3x3	72	double	[-0.259259 36.2963 7.25926; 100; 010]
В	State-Space2 [16] State-Space2 [16]	3x1	24	double	[1; 0; 0]
С	State-Space2 [16] State-Space2 [16]	1x3	24	double	[0 7.4074 0]
D	PID Controller [10] State-Space2 [16] State-Space2 [16]	1x1	8	double	0
I	PID Controller [10]	1x1	8	double	0.0060
Kd	Kd [33] Kd [33]	1x1	8	double	5
Ki	Ki [34] Ki [34]	1x1	8	double	20
Кр	Kp [34] Kp [34]	1x1	8	double	7
phi_u_d- en	Cart and pendulum system Ph- i/U1 [8] Cart and pendulum system Ph- i/U1 [8]	1x4	32	double	[1 0.259259 -36.2963 -7.25926]
phi_u_n- um	Cart and pendulum system Ph- i/U1 [8] Cart and pendulum system Ph- i/U1 [8]	1x4	32	double	[0 0 7.4074 0]

Table 4.2. Functions used in Design Variable Expressions

Function Name	Parent Blocks	Calling character vector
P	PID Controller [10]	Р

Function Name	Parent Blocks	Calling character vector
pi	Integrator [32] Integrator [32] position integrator [38] position integrator [38]	pi -pi pi -pi

4.2. Design Variable Details

Table 4.3. A

-0.2593	36.2963	7.2593	
1	0	0	
0	1	0	

Used by Blocks:

• self_balancing_robot/ARM Cortex M0+/Balance module/State-Space2 [16]

Resolved in: base workspace

B. [1;0;0]

Used by Blocks:

• self_balancing_robot/ARM Cortex M0+/Balance module/State-Space2 [16]

Resolved in: base workspace

C. [0 7.4074 0]

Used by Blocks:

• self_balancing_robot/ARM Cortex M0+/Balance module/State-Space2 [16]

Resolved in: base workspace

D. 0

Used by Blocks:

• self_balancing_robot/ARM Cortex M0+/Balance module/State-Space2 [16]

Resolved in: base workspace

Kd. 5

Used by Blocks:

• self_balancing_robot/ARM Cortex M0+/Balance module/PID1/Kd [33]

Resolved in: base workspace

Ki. 20

Used by Blocks:

• self_balancing_robot/ARM Cortex M0+/Balance module/PID1/Ki [34]

Resolved in: base workspace

Kp. 7

Used by Blocks:

• self_balancing_robot/ARM Cortex M0+/Balance module/PID1/Kp [34]

Resolved in: base workspace

phi_u_den. [1 0.259259 -36.2963 -7.25926]

Used by Blocks:

 self_balancing_robot/ARM Cortex M0+/Balance module/Cart and pendulum system Phi//U1 [8]

Resolved in: base workspace

phi_u_num. [0 0 7.4074 0]

Used by Blocks:

• self_balancing_robot/ARM Cortex M0+/Balance module/Cart and pendulum system Ph-i//U1 [8]

Resolved in: base workspace

Chapter 5. Requirements Traceability

self_balancing_robot does not contain requirements traceability links.

Chapter 6. System Model Configuration

Source: Model

Source Name: self_balancing_robot

Table 6.1. self_balancing_robot Configuration Set

Property	Value
Description	
Components	[self_balancing_robot Configuration Set.Components(1) [44], self_balancing_robot Configuration Set.Components(2) [45], self_balancing_robot Configuration Set.Components(3) [46], self_balancing_robot Configuration Set.Components(4) [47], self_balancing_robot Configuration Set.Components(5) [50], self_balancing_robot Configuration Set.Components(6) [52], self_balancing_robot Configuration Set.Components(7) [52], self_balancing_robot Configuration Set.Components(8) [53], self_balancing_robot Configuration Set.Components(9) [55], self_balancing_robot Configuration Set.Components(10) [56]]
Name	Configuration
SimulationMode	normal
ConfigType	Model

Table 6.2. self_balancing_robot Configuration Set.Components [44](1)

Property	Value
Name	Solver
Description	
Components	
StartTime	0.0
StopTime	3
AbsTol	auto
FixedStep	auto
InitialStep	auto
MaxNumMinSteps	-1
MaxOrder	5
ZcThreshold	auto

ConsecutiveZCsStepRelTol	10*128*eps
MaxConsecutiveZCs	1000
ExtrapolationOrder	4
NumberNewtonIterations	1
MaxStep	auto
MinStep	auto
MaxConsecutiveMinStep	1
RelTol	1e-3
SolverMode	SingleTasking
EnableMultiTasking	off
EnableConcurrentExecution	off
ConcurrentTasks	off
Solver	VariableStepAuto
SolverName	VariableStepAuto
SolverType	Variable-step
SolverJacobianMethodControl	auto
ShapePreserveControl	DisableAll
ZeroCrossControl	UseLocalSettings
ZeroCrossAlgorithm	Nonadaptive
SolverResetMethod	Fast
PositivePriorityOrder	off
AutoInsertRateTranBlk	off
SampleTimeConstraint	Unconstrained
InsertRTBMode	Whenever possible
SampleTimeProperty	

Table 6.3. self_balancing_robot Configuration Set.Components [44](2)

Property	Value
Name	Data Import/Export
Description	
Components	
Decimation	1
ExternalInput	[t, u]
FinalStateName	xFinal
InitialState	xInitial
LimitDataPoints	off
MaxDataPoints	1000
LoadExternalInput	off

LoadInitialState	off
SaveFinalState	off
SaveCompleteFinalSimState	off
SaveFormat	Dataset
SaveOutput	on
SaveState	off
SignalLogging	on
DSMLogging	on
InspectSignalLogs	off
SaveTime	on
ReturnWorkspaceOutputs	off
StateSaveName	xout
TimeSaveName	tout
OutputSaveName	yout
SignalLoggingName	logsout
DSMLoggingName	dsmout
OutputOption	RefineOutputTimes
OutputTimes	
ReturnWorkspaceOutputsName	out
Refine	1
LoggingToFile	off
DatasetSignalFormat	timeseries
LoggingFileName	out.mat
LoggingIntervals	[-inf, inf]

Table 6.4. self_balancing_robot Configuration Set.Components [44](3)

Property	Value
Name	Optimization
Description	
Components	
BlockReduction	on
BooleanDataType	on
ConditionallyExecuteInputs	on
DefaultParameterBehavior	Tunable
InlineParams	off
UseDivisionForNetSlopeComputation	off
UseFloatMulNetSlope	off
DefaultUnderspecifiedDataType	double

UseSpecifiedMinMax	off
InlineInvariantSignals	off
OptimizeBlockIOStorage	on
BufferReuse	on
GlobalBufferReuse	on
GlobalVariableUsage	None
StrengthReduction	off
AdvancedOptControl	
EnforceIntegerDowncast	on
ExpressionFolding	on
BooleansAsBitfields	off
BitfieldContainerType	uint_T
EnableMemcpy	on
MemcpyThreshold	64
PassReuseOutputArgsAs	Structure reference
PassReuseOutputArgsThreshold	12
FoldNonRolledExpr	on
LocalBlockOutputs	on
RollThreshold	5
StateBitsets	off
DataBitsets	off
ActiveStateOutputEnumStorageType	Native Integer
UseTempVars	off
ZeroExternalMemoryAtStartup	on
ZeroInternalMemoryAtStartup	on
InitFltsAndDblsToZero	off
NoFixptDivByZeroProtection	off
EfficientFloat2IntCast	off
EfficientMapNaN2IntZero	on
LifeSpan	auto
EvaledLifeSpan	Inf
MaxStackSize	Inherit from target
BufferReusableBoundary	on
SimCompilerOptimization	off
AccelVerboseBuild	off
OptimizeBlockOrder	off
OptimizeDataStoreBuffers	on
BusAssignmentInplaceUpdate	on

Table 6.5. self_balancing_robot Configuration Set.Components [44](4)

Property	Value
Name	Diagnostics
Description	
Components	
RTPrefix	error
ConsistencyChecking	none
ArrayBoundsChecking	none
SignalInfNanChecking	none
SignalRangeChecking	none
ReadBeforeWriteMsg	UseLocalSettings
WriteAfterWriteMsg	UseLocalSettings
WriteAfterReadMsg	UseLocalSettings
AlgebraicLoopMsg	warning
ArtificialAlgebraicLoopMsg	warning
SaveWithDisabledLinksMsg	warning
SaveWithParameterizedLinksMsg	warning
CheckSSInitialOutputMsg	on
UnderspecifiedInitializationDetection	Simplified
MergeDetectMultiDrivingBlocksExec	error
CheckExecutionContextRuntimeOutputM-sg	off
SignalResolutionControl	UseLocalSettings
BlockPriorityViolationMsg	warning
MinStepSizeMsg	warning
TimeAdjustmentMsg	none
MaxConsecutiveZCsMsg	error
MaskedZcDiagnostic	warning
IgnoredZcDiagnostic	warning
SolverPrmCheckMsg	none
InheritedTsInSrcMsg	warning
MultiTaskDSMMsg	error
MultiTaskCondExecSysMsg	error
MultiTaskRateTransMsg	error
SingleTaskRateTransMsg	none
TasksWithSamePriorityMsg	warning
SigSpecEnsureSampleTimeMsg	warning
CheckMatrixSingularityMsg	none

IntegerOverflowMsg	warning
Int32ToFloatConvMsg	warning
ParameterDowncastMsg	error
ParameterOverflowMsg	error
ParameterUnderflowMsg	none
ParameterPrecisionLossMsg	warning
ParameterTunabilityLossMsg	warning
FixptConstUnderflowMsg	none
FixptConstOverflowMsg	none
FixptConstPrecisionLossMsg	none
UnderSpecifiedDataTypeMsg	none
UnnecessaryDatatypeConvMsg	none
VectorMatrixConversionMsg	none
InvalidFcnCallConnMsg	error
FcnCallInpInsideContextMsg	error
SignalLabelMismatchMsg	none
UnconnectedInputMsg	warning
UnconnectedOutputMsg	warning
UnconnectedLineMsg	warning
UseOnlyExistingSharedCode	error
SFcnCompatibilityMsg	none
FrameProcessingCompatibilityMsg	error
UniqueDataStoreMsg	none
BusObjectLabelMismatch	warning
RootOutportRequireBusObject	warning
AssertControl	UseLocalSettings
Echo	
EnableOverflowDetection	off
AllowSymbolicDim	on
ModelReferenceIOMsg	none
Model Reference Version Mismatch Message	none
ModelReferenceIOMismatchMessage	none
ModelReferenceCSMismatchMessage	none
ModelReferenceSimTargetVerbose	off
UnknownTsInhSupMsg	warning
ModelReferenceDataLoggingMessage	warning
ModelReferenceSymbolNameMessage	warning
ModelReferenceExtraNoncontSigs	error
StateNameClashWarn	none

SimStateInterfaceChecksumMismatchMsg	warning
SimStateOlderReleaseMsg	error
InitInArrayFormatMsg	warning
StrictBusMsg	ErrorLevel1
BusNameAdapt	WarnAndRepair
NonBusSignalsTreatedAsBus	none
SFUnusedDataAndEventsDiag	warning
SFUnexpectedBacktrackingDiag	error
SFInvalidInputDataAccessInChartInitDiag	warning
SFNoUnconditionalDefaultTransitionDiag	error
SFTransitionOutsideNaturalParentDiag	warning
SFUnconditional Transition Shadowing Diag	warning
SFUnreachableExecutionPathDiag	warning
SFUndirectedBroadcastEventsDiag	warning
SFTransitionActionBeforeConditionDiag	warning
SFOutputUsedAsStateInMooreChartDiag	error
SFTemporalDelaySmallerThanSampleTimeDiag	warning
SFUnconditionalPathOutOfParentDiag	warning
SFSelfTransitionDiag	warning
SFExecutionAtInitializationDiag	warning
SFMachineParentedDataDiag	warning
SFUnreachableStateOrJunctionDiag	warning
SFDanglingTransitionDiag	warning
IntegerSaturationMsg	warning
AllowedUnitSystems	all
UnitsInconsistencyMsg	warning
AllowAutomaticUnitConversions	on

Table 6.6. self_balancing_robot Configuration Set.Components [44](5)

Property	Value
Name	Hardware Implementation
Description	
Components	
ProdBitPerChar	8
ProdBitPerShort	16
ProdBitPerInt	32
ProdBitPerLong	32

ProdBitPerDouble ProdBitPerDouble ProdBitPerPointer 64 ProdBitPerPointer 64 ProdBitPerSizeT 64 ProdBitPerPtrDiffT 64 ProdLargestAtomicInteger Char ProdLargestAtomicFloat ProdLargestAtomicFloat ProdLargestAtomicFloat ProdLongMordSize ProdShiftRightIntArith On ProdLongLongMode Off ProdHWDeviceType Intel->x86-64 (Windows64) TargetBitPerChar TargetBitPerChar TargetBitPerLong TargetBitPerLong TargetBitPerLong TargetBitPerLong TargetBitPerLong TargetBitPerLong TargetBitPerLong TargetBitPerDouble G4 TargetBitPerDouble G4 TargetBitPerPointer 32 TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetLargestAtomicFloat None TargetLongLongMode off TargetLongLongMode off TargetLongLongMode TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetEndianess Unspecified TargetProcMaxBitsSint 32 TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsSint 32 TargetHWDeviceType Specified TargetUnknown off TorodEqTarget UseEmbeddedCoderFeatures on UseSimulinkCoderFeatures	ProdBitPerLongLong	64
ProdBitPerPointer 64 ProdBitPerSizeT 64 ProdBitPerPtrDiffT 64 ProdLargestAtomicInteger Char ProdLargestAtomicFloat Float ProdLargestAtomicFloat Float ProdLorgestAtomicFloat Float ProdLorgestAtomicFloat Float ProdLorgestAtomicFloat Float ProdLorgestAtomicFloat Float ProdLorges LittleEndian ProdWordSize 64 ProdShifRightIntArith on ProdLongLongMode off ProdHwDeviceType Intel->x86-64 (Windows64) TargetBitPerChar 8 TargetBitPerChar 16 TargetBitPerInt 32 TargetBitPerLong 32 TargetBitPerLongLong 64 TargetBitPerLongLong 64 TargetBitPerLondule 32 TargetBitPerDouble 64 TargetBitPerDouble 64 TargetBitPerProinter 32 TargetBitPerSizeT 32 TargetBitPerPriffT 32 TargetBitPerPriffT 32 TargetLargestAtomicFloat None TargetLargestAtomicFloat None TargetLorgLongMode off TargetIndjukoundTo Undefined TargetEndianess Unspecified TargetPreprocMaxBitSint 32 TargetPreprocMaxBitSint 32 TargetPreprocMaxBitSint 32 TargetPreprocMaxBitSint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures on	ProdBitPerFloat	32
ProdBitPerSizeT 64 ProdBitPerPtrDiffT 64 ProdLargestAtomicInteger Char ProdLargestAtomicFloat Float ProdIntDivRoundTo Zero ProdEndianess LittleEndian ProdWordSize 64 ProdShiftRightIntArith on ProdLongLongMode off ProdHwDeviceType Intel->x86-64 (Windows64) TargetBitPerChar 8 TargetBitPerChar 16 TargetBitPerInt 32 TargetBitPerLong 32 TargetBitPerLong 64 TargetBitPerDouble 64 TargetBitPerFloat 32 TargetBitPerPloat 32 TargetBitPerPloat 32 TargetBitPerPlointer 32 TargetBitPerPlointer 32 TargetBitPerPointer 32 TargetBitPerPointer 32 TargetBitPerSizeT 32 TargetLargestAtomicInteger Char 12 TargetLargestAtomicFloat None 12 TargetShiftRightIntArith on 12 TargetEndianess Unspecified 13 TargetEndianess Unspecified 13 TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsSint 32 TargetHWDeviceType Specified 12 TargetHWDeviceType Specified 12 TargetHwown off 12 TargetHwown off 12 TargetHwown on 12 TargetHmbeviceType Specified 12 TargetHmbeviceToge 00 UseEmbeddedCoderFeatures 00	ProdBitPerDouble	64
ProdBitPerPtrDiffT ProdLargestAtomicInteger ProdLargestAtomicFloat ProdLargestAtomicFloat ProdLargestAtomicFloat ProdEndianess LittleEndian ProdWordSize 64 ProdShiftRightIntArith on ProdLongLongMode ProdHwDeviceType Intel->x86-64 (Windows64) TargetBitPerChar TargetBitPerShort 16 TargetBitPerLong 32 TargetBitPerLong 32 TargetBitPerLong 32 TargetBitPerLong 44 TargetBitPerDouble 54 TargetBitPerPointer 52 TargetBitPerPointer 52 TargetBitPerPointer 53 TargetBitPerPointer 53 TargetBitPerPrDiffT 53 TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetLargestAtomicFloat TargetBingHintArith on TargetLongLongMode off TargetLongLongMode off TargetLongLongMode TargetEndianess Unspecified TargetTypeEmulationWarnSuppressLevel TargetPreprocMaxBitsSint TargetProdEqTarget TargetUnknown off ProdEqTarget UseEmbeddedCoderFeatures On	ProdBitPerPointer	64
ProdLargestAtomicInteger ProdLargestAtomicFloat ProdIntDivRoundTo ProdEndianess LittleEndian ProdWordSize 64 ProdShiftRightIntArith on ProdLongLongMode ProdHWDeviceType Intel->x86-64 (Windows64) Intel	ProdBitPerSizeT	64
ProdLargestAtomicFloat Float ProdIntDivRoundTo Zero ProdEndianess LittleEndian ProdWordSize 64 ProdShiftRightIntArith on ProdLongLongMode off ProdHWDeviceType Intel->x86-64 (Windows64) TargetBitPerChar 8 TargetBitPerChar 16 TargetBitPerInt 32 TargetBitPerLong 32 TargetBitPerLongLong 64 TargetBitPerLongLong 64 TargetBitPerPouble 64 TargetBitPerDouble 64 TargetBitPerPointer 32 TargetBitPerSizeT 32 TargetBitPerPrDiffT 32 TargetBitPerPrDiffT 32 TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetLongLongMode off TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetEngtPerperocMaxBitsSint 32 TargetPreprocMaxBitsSint 32 TargetHwDeviceType Specified TargetUnknown off ProdEqTarget UssembeddedCoderFeatures	ProdBitPerPtrDiffT	64
ProdIntDivRoundTo ProdEndianess LittleEndian ProdWordSize 64 ProdShiftRightIntArith on ProdLongLongMode Off ProdHWDeviceType Intel->x86-64 (Windows64) TargetBitPerChar 8 TargetBitPerShort 16 TargetBitPerInt 32 TargetBitPerLong 32 TargetBitPerLong 32 TargetBitPerLong 44 TargetBitPerDouble 54 TargetBitPerPointer 52 TargetBitPerSizeT 52 TargetBitPerPrDiffT 52 TargetBitPerPrDiffT 52 TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetLongLongMode TargetLongLongMode TargetLongLongMode TargetLongLongMode TargetLongLongMode TargetLongLongMode TargetLongLongMode TargetLongLongMode TargetHirDivRoundTo Undefined TargetEndianess Unspecified TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget UseEmbeddedCoderFeatures	ProdLargestAtomicInteger	Char
ProdEndianess LittleEndian ProdWordSize 64 ProdShiftRightIntArith on ProdLongLongMode off ProdHWDeviceType Intel->x86-64 (Windows64) TargetBitPerChar 8 TargetBitPerShort 16 TargetBitPerLong 32 TargetBitPerLong 32 TargetBitPerLongLong 64 TargetBitPerPloat 32 TargetBitPerPloat 32 TargetBitPerPounter 32 TargetBitPerPointer 32 TargetBitPerSizeT 32 TargetBitPerPtDiffT 32 TargetBitPerPtDiffT 32 TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetShiftRightIntArith on TargetLongLongMode off TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetTypeEmulationWarnSuppressLevel 0 TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget UseEmbeddedCoderFeatures	ProdLargestAtomicFloat	Float
ProdWordSize ProdShiftRightIntArith prodLongLongMode off ProdHWDeviceType Intel->x86-64 (Windows64) TargetBitPerChar TargetBitPerShort 16 TargetBitPerInt 32 TargetBitPerLong 32 TargetBitPerLong 64 TargetBitPerLongLong 64 TargetBitPerDouble 64 TargetBitPerDouble 64 TargetBitPerPointer 32 TargetBitPerSizeT 32 TargetBitPerPtrDiffT 32 TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetLongLongMode off TargetLongLongMode off TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetTypeEmulationWarnSuppressLevel TargetPreprocMaxBitsSint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget UseEmbeddedCoderFeatures	ProdIntDivRoundTo	Zero
ProdShiftRightIntArith ProdLongLongMode ProdHWDeviceType Intel->x86-64 (Windows64) Intel-x86-14 (Windows64) Intel-x86-14 (Windows64) Intel-x86-14 (Windows64) Intel-x86-14 (Wi	ProdEndianess	LittleEndian
ProdLongLongMode ProdHWDeviceType Intel->x86-64 (Windows64) TargetBitPerChar TargetBitPerShort I6 TargetBitPerInt 32 TargetBitPerLong 32 TargetBitPerLong 64 TargetBitPerFloat 32 TargetBitPerDouble 64 TargetBitPerPouble 64 TargetBitPerPointer 32 TargetBitPerPointer 32 TargetBitPerPinfT 32 TargetBitPerPtrDiffT 32 TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetLongLongMode off TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetTypeEmulationWarnSuppressLevel TargetPreprocMaxBitsSint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget On UseEmbeddedCoderFeatures	ProdWordSize	64
ProdHWDeviceType Intel->x86-64 (Windows64) TargetBitPerChar 8 TargetBitPerShort 16 TargetBitPerInt 32 TargetBitPerLong 32 TargetBitPerLongLong 64 TargetBitPerDouble 64 TargetBitPerPouble 64 TargetBitPerPouble 32 TargetBitPerPointer 32 TargetBitPerPirDiffT 32 TargetBitPerPtrDiffT 32 TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetLongLongMode off TargetLongLongMode off TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetTypeEmulationWarnSuppressLevel 0 TargetPreprocMaxBitsSint 32 TargetHwDeviceType Specified TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures	ProdShiftRightIntArith	on
TargetBitPerChar TargetBitPerShort 16 TargetBitPerInt 32 TargetBitPerLong 32 TargetBitPerLongLong 64 TargetBitPerFloat 32 TargetBitPerDouble 64 TargetBitPerPointer 32 TargetBitPerSizeT 32 TargetBitPerPrDiffT 32 TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetShiftRightIntArith on TargetShiftRightIntArith on TargetLongLongMode off TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetTypeEmulationWarnSuppressLevel TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget On UseEmbeddedCoderFeatures	ProdLongLongMode	off
TargetBitPerShort TargetBitPerInt 32 TargetBitPerLong 32 TargetBitPerLongLong 64 TargetBitPerFloat 32 TargetBitPerDouble 64 TargetBitPerPointer 32 TargetBitPerSizeT 32 TargetBitPerPtrDiffT 32 TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetShiftRightIntArith on TargetLongLongMode off TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetTypeEmulationWarnSuppressLevel TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures	ProdHWDeviceType	Intel->x86-64 (Windows64)
TargetBitPerInt 32 TargetBitPerLong 32 TargetBitPerLongLong 64 TargetBitPerFloat 32 TargetBitPerDouble 64 TargetBitPerPointer 32 TargetBitPerSizeT 32 TargetBitPerPrDiffT 32 TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetLargestAtomicFloat None TargetLongLongMode off TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetWordSize 32 TargetTypeEmulationWarnSuppressLevel 0 TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures	TargetBitPerChar	8
TargetBitPerLong TargetBitPerLongLong FargetBitPerFloat TargetBitPerFloat TargetBitPerDouble G4 TargetBitPerPointer 32 TargetBitPerSizeT 32 TargetBitPerPtrDiffT 32 TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetLargestAtomicFloat TargetLongLongMode off TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetWordSize TargetTypeEmulationWarnSuppressLevel TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures	TargetBitPerShort	16
TargetBitPerLongLong 64 TargetBitPerFloat 32 TargetBitPerDouble 64 TargetBitPerPointer 32 TargetBitPerSizeT 32 TargetBitPerPtrDiffT 32 TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetLargestAtomicFloat None TargetLongLongMode off TargetLongLongMode off TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetWordSize 32 TargetTypeEmulationWarnSuppressLevel 0 TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures on	TargetBitPerInt	32
TargetBitPerFloat TargetBitPerDouble 64 TargetBitPerPointer 32 TargetBitPerSizeT 32 TargetBitPerPtrDiffT 32 TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetLargetShiftRightIntArith on TargetLongLongMode off TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetWordSize 32 TargetTypeEmulationWarnSuppressLevel TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures	TargetBitPerLong	32
TargetBitPerDouble TargetBitPerPointer 32 TargetBitPerSizeT 32 TargetBitPerPtrDiffT 32 TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetLongLongMode off TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetWordSize 32 TargetTypeEmulationWarnSuppressLevel TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures	TargetBitPerLongLong	64
TargetBitPerPointer 32 TargetBitPerSizeT 32 TargetBitPerPtrDiffT 32 TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetShiftRightIntArith on TargetLongLongMode off TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetWordSize 32 TargetTypeEmulationWarnSuppressLevel 0 TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures on	TargetBitPerFloat	32
TargetBitPerSizeT 32 TargetBitPerPtrDiffT 32 TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetShiftRightIntArith on TargetLongLongMode off TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetWordSize 32 TargetTypeEmulationWarnSuppressLevel 0 TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures on	TargetBitPerDouble	64
TargetBitPerPtrDiffT TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetShiftRightIntArith on TargetLongLongMode off TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetWordSize 32 TargetTypeEmulationWarnSuppressLevel TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures on	TargetBitPerPointer	32
TargetLargestAtomicInteger Char TargetLargestAtomicFloat None TargetShiftRightIntArith on TargetLongLongMode TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetWordSize 32 TargetTypeEmulationWarnSuppressLevel TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget UnseEmbeddedCoderFeatures on	TargetBitPerSizeT	32
TargetLargestAtomicFloat None TargetShiftRightIntArith on TargetLongLongMode off TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetWordSize 32 TargetTypeEmulationWarnSuppressLevel TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget UnseEmbeddedCoderFeatures on	TargetBitPerPtrDiffT	32
TargetShiftRightIntArith on TargetLongLongMode off TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetWordSize 32 TargetTypeEmulationWarnSuppressLevel 0 TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures on	TargetLargestAtomicInteger	Char
TargetLongLongMode TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetWordSize 32 TargetTypeEmulationWarnSuppressLevel TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget UseEmbeddedCoderFeatures on	TargetLargestAtomicFloat	None
TargetIntDivRoundTo Undefined TargetEndianess Unspecified TargetWordSize 32 TargetTypeEmulationWarnSuppressLevel TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget UseEmbeddedCoderFeatures on	TargetShiftRightIntArith	on
TargetEndianess Unspecified TargetWordSize 32 TargetTypeEmulationWarnSuppressLevel 0 TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures on	TargetLongLongMode	off
TargetWordSize 32 TargetTypeEmulationWarnSuppressLevel 0 TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures on	TargetIntDivRoundTo	Undefined
TargetTypeEmulationWarnSuppressLevel 0 TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures on	TargetEndianess	Unspecified
TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures on	TargetWordSize	32
TargetPreprocMaxBitsUint 32 TargetHWDeviceType Specified TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures on	TargetTypeEmulationWarnSuppressLevel	0
TargetHWDeviceType Specified TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures on	TargetPreprocMaxBitsSint	32
TargetUnknown off ProdEqTarget on UseEmbeddedCoderFeatures on	TargetPreprocMaxBitsUint	32
ProdEqTarget on UseEmbeddedCoderFeatures on	TargetHWDeviceType	Specified
UseEmbeddedCoderFeatures on	TargetUnknown	off
	ProdEqTarget	on
UseSimulinkCoderFeatures on	UseEmbeddedCoderFeatures	on
	UseSimulinkCoderFeatures	on

Table 6.7. self_balancing_robot Configuration Set.Components [44](6)

Property	Value
Name	Model Referencing
Description	
Components	
UpdateModelReferenceTargets	IfOutOfDateOrStructuralChange
SkipRefExpFcnMdlSchedulingOrderCheck	off
EnableRefExpFcnMdlSchedulingChecks	on
CheckModelReferenceTargetMessage	error
EnableParallelModelReferenceBuilds	off
ParallelModelReferenceErrorOnInvalidPool	on
ParallelModelReferenceMATLABWorkerI- nit	None
ModelReferenceNumInstancesAllowed	Multi
PropagateVarSize	Infer from blocks in model
ModelDependencies	
Model Reference Pass Root Inputs By Reference	on
ModelReferenceMinAlgLoopOccurrences	off
PropagateSignalLabelsOutOfModel	on
SupportModelReferenceSimTargetCustom-Code	off

Table 6.8. self_balancing_robot Configuration Set.Components [44](7)

Property	Value
Name	Simulation Target
Description	
Components	
SimCustomSourceCode	
SimCustomHeaderCode	
SimCustomInitializer	
SimCustomTerminator	
SimReservedNameArray	
SimUserSources	
SimUserIncludeDirs	
SimUserLibraries	

SimUserDefines	
SFSimEnableDebug	off
SFSimOverflowDetection	on
SFSimEcho	on
SimBlas	on
SimCtrlC	on
SimExtrinsic	on
SimIntegrity	on
SimUseLocalCustomCode	off
SimParseCustomCode	on
SimBuildMode	sf_incremental_build
SimDataInitializer	
SimGenImportedTypeDefs	off
CompileTimeRecursionLimit	50
EnableRuntimeRecursion	on
MATLABDynamicMemAlloc	on
MATLABDynamicMemAllocThreshold	65536
CustomSymbolStrEMXArray	nothing
CustomSymbolStrEMXArrayFcn	nothing

Table 6.9. self_balancing_robot Configuration Set.Components [44](8)

Property	Value
Name	Code Generation
SystemTargetFile	grt.tlc
HardwareBoard	None
TLCOptions	
CodeGenDirectory	
GenCodeOnly	off
MakeCommand	make_rtw
GenerateMakefile	on
PackageGeneratedCodeAndArtifacts	off
PackageName	
TemplateMakefile	grt_default_tmf
PostCodeGenCommand	
Description	
GenerateReport	off
SaveLog	off
RTWVerbose	on

RetainRTWFile	off
ProfileTLC	off
TLCDebug	off
TLCCoverage	off
TLCAssert	off
ProcessScriptMode	Default
ConfigurationMode	Optimized
ProcessScript	
ConfigurationScript	
ConfigAtBuild	off
RTWUseLocalCustomCode	off
RTWUseSimCustomCode	off
CustomSourceCode	
CustomHeaderCode	
CustomInclude	
CustomSource	
CustomLibrary	
CustomDefine	
CustomLAPACKCallback	
CustomInitializer	
CustomTerminator	
Toolchain	Automatically locate an installed toolchain
BuildConfiguration	Faster Builds
CustomToolchainOptions	
IncludeHyperlinkInReport	off
LaunchReport	off
RecursionLimit	50
PortableWordSizes	off
GenerateErtSFunction	off
CreateSILPILBlock	None
CodeExecutionProfiling	off
CodeExecutionProfileVariable	executionProfile
CodeProfilingSaveOptions	SummaryOnly
CodeProfilingInstrumentation	off
CodeCoverageSettings	self_balancing_robot Configuration Set.Components(8).CodeCoverageSettings [56]
SILDebugging	off
TargetLang	С
IncludeERTFirstTime	off

GenerateTraceInfo	off
GenerateTraceReport	off
GenerateTraceReportSl	off
GenerateTraceReportSf	off
GenerateTraceReportEml	off
GenerateCodeInfo	off
GenerateWebview	off
GenerateCodeMetricsReport	off
GenerateCodeReplacementReport	off
RTWCompilerOptimization	off
ObjectivePriorities	
RTWCustomCompilerOptimizations	
CheckMdlBeforeBuild	Off
CustomRebuildMode	OnUpdate
DataInitializer	
Components	[self_balancing_robot Configuration Set.Components(8).Components(1) [57], selfbalancing_robot Configuration Set.Components(8).Components(2) [58]]

Table6.10.self_balancing_robotConfigurationSet.Components [44](9)

Property	Value
Description	Simulink Coverage Configuration Component
Components	
Name	Simulink Coverage
CovEnable	off
CovScope	EntireSystem
CovIncludeTopModel	on
RecordCoverage	off
CovPath	/
CovSaveName	covdata
CovCompData	
CovMetricSettings	dwe
CovFilter	
CovHTMLOptions	
CovNameIncrementing	off
CovHtmlReporting	off
CovForceBlockReductionOff	on

CovEnableCumulative	on
CovSaveCumulativeToWorkspaceVar	off
CovSaveSingleToWorkspaceVar	off
CovCumulativeVarName	covCumulativeData
CovCumulativeReport	off
CovSaveOutputData	on
CovOutputDir	slcov_output/\$ModelName\$
CovDataFileName	\$ModelName\$_cvdata
CovShowResultsExplorer	on
CovReportOnPause	on
CovModelRefEnable	off
CovModelRefExcluded	
CovExternalEMLEnable	on
CovSFcnEnable	on
CovBoundaryAbsTol	1.0000e-05
CovBoundaryRelTol	0.0100
CovUseTimeInterval	off
CovStartTime	0
CovStopTime	0
CovMetricStructuralLevel	Decision
CovMetricLookupTable	off
CovMetricSignalRange	off
CovMetricSignalSize	off
CovMetricObjectiveConstraint	off
CovMetricSaturateOnIntegerOverflow	off
CovMetricRelationalBoundary	off
CovLogicBlockShortCircuit	off
CovUnsupportedBlockWarning	on
CovHighlightResults	off
CovMcdcMode	Masking

Table 6.11. self_balancing_robot Configuration Set.Components [44](10)

Property	Value
Description	HDL Coder custom configuration component
Components	
Name	HDL Coder

Table 6.12. self_balancing_robot Configuration Set.Components(8) [53].CodeCoverageSettings

Property	Value
TopModelCoverage	off
ReferencedModelCoverage	off
CoverageTool	None

Table 6.13. self_balancing_robot Configuration Set.Components(8).Components [55](1)

Property	Value
Name	Code Appearance
Description	
Components	
ForceParamTrailComments	off
GenerateComments	on
CommentStyle	Auto
IgnoreCustomStorageClasses	on
IgnoreTestpoints	off
IncHierarchyInIds	off
MaxIdLength	31
PreserveName	off
PreserveNameWithParent	off
ShowEliminatedStatement	off
OperatorAnnotations	off
IncAutoGenComments	off
SimulinkDataObjDesc	off
SFDataObjDesc	off
MATLABFcnDesc	off
IncDataTypeInIds	off
PrefixModelToSubsysFcnNames	on
MangleLength	1
CustomSymbolStr	\$R\$N\$M
CustomSymbolStrGlobalVar	\$R\$N\$M
CustomSymbolStrType	\$N\$R\$M_T
CustomSymbolStrField	\$N\$M
CustomSymbolStrFcn	\$R\$N\$M\$F
CustomSymbolStrSimulinkFcn	\$R\$N
CustomSymbolStrFcnArg	rt\$I\$N\$M
CustomSymbolStrBlkIO	rtb_\$N\$M

CustomSymbolStrTmpVar	\$N\$M
CustomSymbolStrMacro	\$R\$N\$M
CustomSymbolStrUtil	\$N\$C
CustomSymbolStrEmxType	emxArray_\$M\$N
CustomSymbolStrEmxFcn	emx\$M\$N
CustomUserTokenString	
CustomCommentsFcn	
DefineNamingRule	None
DefineNamingFcn	
ParamNamingRule	None
ParamNamingFcn	
SignalNamingRule	None
SignalNamingFcn	
InsertBlockDesc	off
InsertPolySpaceComments	off
SimulinkBlockComments	on
MATLABSourceComments	off
EnableCustomComments	off
InternalIdentifier	Shortened
InlinedPrmAccess	Literals
ReqsInCode	off
UseSimReservedNames	off
ReservedNameArray	

Table 6.14. self_balancing_robot Configuration Set.Components(8).Components [55](2)

Property	Value
Name	Target
Description	
Components	
IsERTTarget	off
TargetFcnLib	ansi_tfl_table_tmw.mat
TargetLibSuffix	
TargetPreCompLibLocation	
GenFloatMathFcnCalls	NOT IN USE
TargetLangStandard	C99 (ISO)
TargetFunctionLibrary	NOT IN USE
CodeReplacementLibrary	None
UtilityFuncGeneration	Auto

ERTMultiwordTypeDef	System defined
MultiwordTypeDef	System defined
ERTMultiwordLength	2048
MultiwordLength	2048
GenerateFullHeader	on
InferredTypesCompatibility	off
ExistingSharedCode	
GenerateSampleERTMain	off
GenerateTestInterfaces	off
ModelReferenceCompliant	on
ParMdlRefBuildCompliant	on
CompOptLevelCompliant	on
ConcurrentExecutionCompliant	on
IncludeMdlTerminateFcn	on
CombineOutputUpdateFcns	on
CombineSignalStateStructs	off
SuppressErrorStatus	off
ERTFirstTimeCompliant	off
IncludeFileDelimiter	Auto
ERTCustomFileBanners	off
SupportAbsoluteTime	on
LogVarNameModifier	rt_
MatFileLogging	on
MultiInstanceERTCode	off
CodeInterfacePackaging	Nonreusable function
SupportNonFinite	on
SupportComplex	on
PurelyIntegerCode	off
SupportContinuousTime	on
SupportNonInlinedSFcns	on
RemoveDisableFunc	off
RemoveResetFunc	off
SupportVariableSizeSignals	off
ParenthesesLevel	Nominal
CastingMode	Nominal
GenerateClassInterface	off
ModelStepFunctionPrototypeControlCompliant	off
CPPClassGenCompliant	on

GRTInterface	off
GenerateAllocFcn	off
UseToolchainInfoCompliant	on
GenerateSharedConstants	on
ExtMode	off
ExtModeStaticAlloc	off
ExtModeTesting	off
ExtModeStaticAllocSize	1000000
ExtModeTransport	0
ExtModeMexFile	ext_comm
ExtModeMexArgs	
ExtModeIntrfLevel	Level1
RTWCAPISignals	off
RTWCAPIParams	off
RTWCAPIStates	off
RTWCAPIRootIO	off
GenerateASAP2	off
MultiInstanceErrorCode	Error

Table 6.15. HDL Coder

Property	Value
HDLSubsystem	self_balancing_robot
Workflow	Generic ASIC/FPGA
TargetPlatform	
ReferenceDesign	
ReferenceDesignPath	
CoeffPrefix	coeff
InputType	std_logic_vector
OutputType	Same as input type
ScalarizePorts	off
CoeffMultipliers	Multiplier
ResetType	Asynchronous
FIRAdderStyle	linear
MultiplierInputPipeline	0
MultiplierOutputPipeline	0
FoldingFactor	1
NumMultipliers	-1
OptimizeForHDL	off
TimingControllerPostfix	_tc

TimingControllerArch CastBeforeSum On CheckHDL Off EnablePrefix enb ClockEnableInputPort ClockEnableOutputPort ClockEnableOutputPort ClockEnableOutputPort ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix HDLCompileInit HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVHDLCmd EnableForGenerateLoops HDLMapFilePostfix HDLMapSeparator HDLSimCmd HDLSimProjectFilePostfix Jinit.do HDLSimProjectCmd Add wave sim:%s\n HDLSimViewWaveCmd HDLSimViewWaveCmd None
CheckHDL off EnablePrefix enb ClockEnableInputPort clk_enable ClockEnableOutputPort ce_out ClockInputPort clk ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfixcompile.do HDLCompileInit vlib %s\n HDLCompileVerilogCmd vlog %s %s\n HDLCompileVerlogCmd vcom %s %s\n EnableForGenerateLoops on HDLMapFilePostfixmap.txt HDLMapSeparator HDLSimCmd vsim -novopt %s.%s\n HDLSimProjectFilePostfixinit.do HDLSimProjectCmd project addfile %s\n HDLSimProjectCntit project new . %s work\n HDLSimProjectInit project new . %s work\n HDLSimPromer run -all\n HDLSimPromer run -all\n HDLSimPromer run -all\n HDLSimPromer run -all\n HDLSimProjectCmd add wave sim:%s\n
EnablePrefix ClockEnableInputPort ClockEnableOutputPort ClockInputPort ClockInputPort ClockEdge Rising ResetInputPort SimulatorFlags HDLCompileFilePostfix HDLCompileInit HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVerilogCmd HDLMapFilePostfix Lmap.txt HDLMapSeparator HDLSimCmd HDLSimProjectFilePostfix Jinit.do nobreak resume\nonerror resume\n HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectInit HDLSimViewWaveCmd add wave sim:%s\n
ClockEnableInputPort clk_enable ClockEnableOutputPort ce_out ClockInputPort clk ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfixcompile.do HDLCompileInit vlib %s\n HDLCompileTerm HDLCompileVerilogCmd vlog %s %s\n HDLCompileVerilogCmd vcom %s %s\n HDLCompileVerilogCmd vcom %s %s\n HDLMapFilePostfixmap.txt HDLMapSeparator HDLSimCmd vsim -novopt %s.%s\n HDLSimProjectFilePostfixinit.do nbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n HDLSimProjectInit project new . %s work\n HDLSimTerm run -all\n HDLSimViewWaveCmd add wave sim:%s\n
ClockEnableOutputPort clk ClockInputPort clk ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfixcompile.do HDLCompileInit vlib %s\n HDLCompileVerilogCmd vlog %s %s\n HDLCompileVerilogCmd vcom %s %s\n EnableForGenerateLoops on HDLMapFilePostfixmap.txt HDLMapSeparator HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfixinit.do HDLSimProjectFilePostfixinit.do HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileal\n HDLSimProjectInit project new . %s work\n HDLSimTerm run -all\n HDLSimViewWaveCmd add wave sim:%s\n
ClockInputPort ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix Lcompile.do HDLCompileInit HDLCompileTerm HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVHDLCmd Vcom %s %s\n EnableForGenerateLoops On HDLMapFilePostfix Lmap.txt HDLMapSeparator HDLSimCmd HDLSimFilePostfix Lsim.do HDLSimProjectFilePostfix Jinit.do HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectTerm HDLSimProjectInit HDLSimProjectInit Project new . %s work\n HDLSimTerm HDLSimViewWaveCmd Rising Risi
ClockEdge ResetInputPort reset SimulatorFlags HDLCompileFilePostfix Lcompile.do HDLCompileInit HDLCompileTerm HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVHDLCmd Vcom %s %s\n EnableForGenerateLoops On HDLMapFilePostfix HDLMapSeparator HDLSimCmd Vsim -novopt %s.%s\n HDLSimFilePostfix Linit.do HDLSimProjectFilePostfix HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectTerm HDLSimProjectInit HDLSimProjectInit Project new . %s work\n HDLSimTerm run -all\n HDLSimViewWaveCmd
ResetInputPort SimulatorFlags HDLCompileFilePostfix Lcompile.do HDLCompileInit HDLCompileTerm HDLCompileVerilogCmd HDLCompileVerlogCmd Vosm %s %s\n HDLCompileVHDLCmd Vcom %s %s\n EnableForGenerateLoops HDLMapFilePostfix HDLMapSeparator HDLSimCmd Vsim -novopt %s.%s\n HDLSimFilePostfix Linit.do HDLSimProjectFilePostfix HDLSimProjectFilePostfix HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectTerm HDLSimProjectTerm HDLSimProjectInit HDLSimProjectInit HDLSimProjectInit HDLSimProjectInit HDLSimProjectInit HDLSimViewWaveCmd add wave sim:%s\n
SimulatorFlags HDLCompileFilePostfix compile.do HDLCompileInit HDLCompileTerm HDLCompileVerilogCmd HDLCompileVHDLCmd EnableForGenerateLoops HDLMapFilePostfix HDLMapSeparator HDLSimCmd HDLSimFilePostfix Jinit.do HDLSimProjectFilePostfix HDLSimInit HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectTerm HDLSimProjectInit HDLSimProjectInit HDLSimTerm HDLSimViewWaveCmd compile.do vom ille.do vlib %s\n vom %s %s\n vom %s %s\n vom -novopt %s.%s\n init.do onbreak resume\nonerror resume\n project addfile %s\n HDLSimProjectTerm project compileall\n HDLSimProjectInit project new . %s work\n HDLSimTerm run -all\n HDLSimViewWaveCmd
HDLCompileFilePostfix
HDLCompileInit vlib %s\n HDLCompileTerm HDLCompileVerilogCmd vlog %s %s\n HDLCompileVHDLCmd vcom %s %s\n EnableForGenerateLoops on HDLMapFilePostfixmap.txt HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfixsim.do HDLSimProjectFilePostfixinit.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n HDLSimProjectInit project new . %s work\n HDLSimTerm run -all\n HDLSimViewWaveCmd add wave sim:%s\n
HDLCompileTerm HDLCompileVerilogCmd Vlog %s %s\n HDLCompileVHDLCmd Vcom %s %s\n EnableForGenerateLoops On HDLMapFilePostfix _map.txt HDLMapSeparator HDLSimCmd Vsim -novopt %s.%s\n HDLSimFilePostfix _sim.do HDLSimProjectFilePostfix _init.do HDLSimInit Onbreak resume\nonerror resume\n HDLSimProjectCmd HDLSimProjectCmd Project addfile %s\n HDLSimProjectTerm project compileall\n HDLSimProjectInit project new . %s work\n HDLSimTerm HDLSimViewWaveCmd add wave sim:%s\n
HDLCompileVerilogCmd vlog %s %s\n HDLCompileVHDLCmd vcom %s %s\n EnableForGenerateLoops on HDLMapFilePostfix _map.txt HDLMapSeparator HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfix _sim.do HDLSimProjectFilePostfix _init.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n HDLSimProjectInit project new . %s work\n HDLSimTerm run -all\n HDLSimViewWaveCmd add wave sim:%s\n
HDLCompileVHDLCmd vcom %s %s\n EnableForGenerateLoops on HDLMapFilePostfix _map.txt HDLMapSeparator HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfix _init.do HDLSimProjectFilePostfix _init.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n HDLSimProjectInit project new . %s work\n HDLSimTerm HDLSimViewWaveCmd add wave sim:%s\n
EnableForGenerateLoops HDLMapFilePostfix HDLSimCmd HDLSimFilePostfix Lsim.do HDLSimProjectFilePostfix HDLSimInit HDLSimProjectCmd HDLSimProjectTerm HDLSimProjectInit HDLSimProjectInit HDLSimTerm HDLSimViewWaveCmd on map.txt _map.txt _map.txt _map.txt _map.txt _init.do vsim -novopt %s.%s\n _sim.do _sim.do _init.do project addfile %s\n project addfile %s\n ###################################
HDLMapFilePostfixmap.txt HDLMapSeparator HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfixsim.do HDLSimProjectFilePostfixinit.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n HDLSimProjectInit project new . %s work\n HDLSimTerm run -all\n HDLSimViewWaveCmd add wave sim:%s\n
HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfix _sim.do HDLSimProjectFilePostfix _init.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n HDLSimProjectInit project new . %s work\n HDLSimTerm run -all\n HDLSimViewWaveCmd add wave sim:%s\n
HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfix _sim.do HDLSimProjectFilePostfix _init.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n HDLSimProjectInit project new . %s work\n HDLSimTerm run -all\n HDLSimViewWaveCmd add wave sim:%s\n
HDLSimFilePostfix _sim.do HDLSimProjectFilePostfix _init.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n HDLSimProjectInit project new . %s work\n HDLSimTerm run -all\n HDLSimViewWaveCmd add wave sim:%s\n
HDLSimProjectFilePostfixinit.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n HDLSimProjectInit project new . %s work\n HDLSimTerm run -all\n HDLSimViewWaveCmd add wave sim:%s\n
HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n HDLSimProjectInit project new . %s work\n HDLSimTerm run -all\n HDLSimViewWaveCmd add wave sim:%s\n
HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n HDLSimProjectInit project new . %s work\n HDLSimTerm run -all\n HDLSimViewWaveCmd add wave sim:%s\n
HDLSimProjectTerm project compileall\n HDLSimProjectInit project new . %s work\n HDLSimTerm run -all\n HDLSimViewWaveCmd add wave sim:%s\n
HDLSimProjectInit project new . %s work\n HDLSimTerm run -all\n HDLSimViewWaveCmd add wave sim:%s\n
HDLSimTerm run -all\n HDLSimViewWaveCmd add wave sim:%s\n
HDLSimViewWaveCmd add wave sim:%s\n
, · · · · · · · · · · · · · · · · · · ·
HDLSynthTool None
HDLSynthCmd
HDLSynthFilePostfix
HDLSynthInit
HDLSynthLibCmd
HDLSynthLibSpec
HDLSynthTerm
ReservedWordPostfix _rsvd
BlockGenerateLabel _gen
VHDLLibraryName work
UseSingleLibrary off

VHDLArchitectureName	rtl
ClockProcessPostfix	_process
ComplexImagPostfix	_im
ComplexRealPostfix	_re
EntityConflictPostfix	_block
InstancePrefix	u_
InstancePostfix	
InstanceGenerateLabel	_gen
OutputGenerateLabel	outputgen
PackagePostfix	_pkg
SplitEntityArch	off
SplitEntityFilePostfix	_entity
SplitArchFilePostfix	_arch
VectorPrefix	vector_of_
ClockInputs	Single
TriggerAsClock	off
ConditionalizePipeline	off
InferControlPorts	off
UseRisingEdge	off
TargetDirectory	hdlsrc
TargetSubdirectory	Model
EDAScriptGeneration	on
HDLControlFiles	
AddInputRegister	on
AddOutputRegister	on
AddPipelineRegisters	off
PipelinePostfix	_pipe
InputPort	filter_in
OutputPort	filter_out
FracDelayPort	filter_fd
Name :	filter
RemoveResetFrom	None
ResetAssertedLevel	Active-high
ReuseAccum	off
ScaleWarnBits	3
SerialPartition -	-1
DALUTPartition -	-1
DARadix	2
CoefficientSource	Internal

CoefficientMemory	Registers
InputComplex	off
AddRatePort	off
InputDataType	
GenerateHDLCode	on
GenerateModel	on
GenerateTB	off
GenerateCEGenModel	off
Traceability	off
ResourceReport	off
OptimizationReport	off
ErrorCheckReport	on
HDLGenerateWebview	off
IPCoreReport	off
Recommendations	off
RequirementComments	on
Backannotation	off
HierarchicalDistPipelining	off
PreserveDesignDelays	off
ClockRatePipelining	on
CRPWithoutFlattening	off
IncreaseCRPBudget	off
AdaptivePipelining	on
ClockRatePipelineOutputPorts	off
CriticalPathEstimation	off
optimizeserializer	on
shareequalwl	on
sharedmulsign	Signed
MultiplierPromotionThreshold	0
RoutingFudgeFactor	0.5000
OptimizationCompatibilityCheck	off
NumCriticalPathsEstimated	1
CriticalPathEstimationFile	criticalPathEstimated
HardwarePipeliningCharacterizationFile	
HighlightFeedbackLoops	on
HighlightFeedbackLoopsFile	highlightFeedbackLoop
HighlightClockRatePipeliningDiagnostic	on
HighlightClockRatePipeliningFile	highlightClockRatePipelining
DistributedPipeliningBarriers	on

DistributedPipeliningBarriersFile	highlightDistributedPipeliningBarriers
BlocksWithNoCharacterizationFile	highlightCriticalPathEstimationOffending- Blocks
AXIStreamingTransformFeatureControl	off
SerializerRatioThreshold	8192
RetimingCP	off
RetimingCPFile	highlightRetimingCP
ClearHighlightingFile	clearhighlighting
FunctionallyEquivalentRetiming	on
DistributedPipeliningPriority	NumericalIntegrity
RetimingDetails	on
CriticalPathDetails	off
SignalNamesMangling	off
GuidedRetiming	off
LatencyConstraint	0
ReduceMatchingDelays	on
OptimizationData	
CPGuidanceFile	
CPAnnotationFile	
HandleAtomicSubsystem	on
OptimizeMdlGen	on
MulticyclePathInfo	off
MulticycleConstraints	off
FloatingPointTargetConfiguration	
GenerateTargetComps	on
NativeFloatingPoint	off
FPToleranceValue	1.0000e-07
FPToleranceStrategy	DEFAULT
nfpLatency	DEFAULT
nfpDenormals	DEFAULT
AlteraBackwardIncompatibleSinCosPipeline	off
FamilyDevicePackageSpeed	
ToolName	
SynthesisToolChipFamily	
SynthesisToolDeviceName	
SynthesisToolPackageName	
SynthesisToolSpeedValue	
SynthesisTool	

SynthesisProjectAdditionalFiles	
SimulationLibPath	
XilinxSimulatorLibPath	
AdderSharingMinimumBitwidth	0
MultiplierSharingMinimumBitwidth	0
MultiplyAddSharingMinimumBitwidth	0
ShareAdders	off
ShareMultipliers	on
ShareMultiplyAdds	on
ShareMATLABBlocks	on
ShareAtomicSubsystems	on
ShareFloatingPointIPs	on
PipelinedSharing	on
OptimizeCRPSharingRegisters	off
ClockRatePipeliningBudgetCheck	off
EnableFPGAWorkflow	off
FPGAWorkflowParameters	
GainMultipliers	Multiplier
ProductOfElementsStyle	linear
UserComment	
DateComment	on
SafeZeroConcat	on
SumOfElementsStyle	linear
TargetLanguage	VHDL
Oversampling	1
ClockRatePipeliningFraction	1
Verbosity	1
TestBenchName	filter_tb
MultifileTestBench	off
IgnoreDataChecking	0
TestBenchPostfix	_tb
TestBenchDataPostfix	_data
TestBenchStimulus	
TestBenchUserStimulus	
TestBenchFracDelayStimulus	
TestBenchCoeffStimulus	
TestBenchRateStimulus	
ForceClockEnable	on
MinimizeClockEnables	off

NoResetInitializationMode Script NoResetInitScript noresetinitScript.cl ComplexMulElaboration MultiplyAddBlock FlattenBus off TestBenchClockEnableDelay 1 ForceClock on ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBencReferencePostFix _ref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysToConstant on RAMArchitecture WithClockEnable InlineHDLCode off MaskParameterAsGeneric off BalanceDelays <th>MinimizeGlobalResets</th> <th>off</th>	MinimizeGlobalResets	off
ComplexMulElaboration MultiplyAddBlock FlattenBus off TestBenchClockEnableDelay 1 ForceClock on ClockHighTime 5 ClockLowTime 5 ClockLowTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFixref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays MergeDelaysOnFanouts on FoldDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineMTLABBlockCode off MaskParameterAsGeneric off BalanceDelays on TargetFrequency 0 Extra EffortMargin 1 MaxOorputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	NoResetInitializationMode	Script
FlattenBus off TestBenchClockEnableDelay 1 ForceClock on ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFix ref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on FoldDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineMATLABBlockCode off BalanceDelays on TargetFrequency 0 ExtraEffortMargin 1 MaxOwersampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	NoResetInitScript	noresetinitscript.tcl
TestBenchClockEnableDelay 1 ForceClock 0n ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset 0n ErrorMargin 4 HoldInputDataBetweenSamples 0n InitializeTestBenchInputs 0ff ResetLength 2 TestBenchReferencePostFix ref GenerateValidationModel 0ff RAMMappingThreshold 256 MapPipelineDelaysToRAM 0ff RemoveRedundantCounters 0n ReplaceUnitDelayWithIntegerDelay 0n ConcatenateDelays MergeDelaysOnFanouts 0n RAMArchitecture WithClockEnable InlineMATLABBlockCode 0ff InlineHDLCode 0ff MaskParameterAsGeneric 0ff BalanceDelays 0n TargetFrequency 0 ExtraEffortMargin 1 MaxOoresampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay 0n DelayElaborationLimit 2	ComplexMulElaboration	MultiplyAddBlock
ForceClock ClockHighTime ClockLowTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs 6 ResetLength 2 TestBenchReferencePostFix 2 GenerateValidationModel RAMMappingThreshold ApPipelineDelaysToRAM RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay ConcatenateDelays On MergeDelaysOnFanouts FoldDelaysToConstant RAMArchitecture InlineMATLABBlockCode InlineHDLCode Giff MaskParameterAsGeneric BalanceDelays On TargetFrequency O ExtraEffortMargin MaxComputationLatency MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on Condensed S Error TransformNonZeroInitValDelay on DelayElaborationLimit O ClockLowTime S Condense Advantable ClockEnable C	FlattenBus	off
ClockLowTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset 0n ErrorMargin 4 HoldInputDataBetweenSamples 0n InitializeTestBenchInputs 0ff ResetLength 2 TestBenchReferencePostFix ref GenerateValidationModel 0ff RAMMappingThreshold 0ff RemoveRedundantCounters 0n ReplaceUnitDelayWithIntegerDelay 0n ConcatenateDelays 0n MergeDelaysToRAM 0n RemgeDelaysToRAM 0n RemgeDelaysToRAM 0n RemgeDelaysToRAM 0n ReglaceUnitDelayWithIntegerDelay 0n ConcatenateDelays 0n RergeDelaysOnFanouts 0n FoldDelaysToConstant 0n RAMArchitecture WithClockEnable InlineMATLABBlockCode 0ff InlineMATLABBlockCode 0ff InlineHDLCode 0ff MaskParameterAsGeneric 0ff BalanceDelays 0n TargetFrequency 0 ExtraEffortMargin 1 MaxOversampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay 0n DelayElaborationLimit 20	TestBenchClockEnableDelay	1
ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFixref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off BalanceDelays on TargetFrequency 0 ExtraEffortMargin 1 MaxOversampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	ForceClock	on
HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFixref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysOnFanouts on FoldDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineMATLABBlockCode off SalanceDelays on TargetFrequency of ExtraEffortMargin 1 MaxOversampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	ClockHighTime	5
InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFixref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off BalanceDelays on TargetFrequency 0 ExtraEffortMargin 1 MaxOversampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	ClockLowTime	5
ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFixref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off BalanceDelays on TargetFrequency 0 Catta ExtraEffortMargin 1 MaxOversampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	HoldTime	2
ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFixref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysOnFanouts on FoldDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off BalanceDelays on TargetFrequency o ExtraEffortMargin 1 MaxOversampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	InputDataInterval	0
HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFixref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineMATLABBlockCode off MaskParameterAsGeneric off BalanceDelays on TargetFrequency 0 ExtraEffortMargin 1 MaxOversampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	ForceReset	on
InitializeTestBenchInputs ResetLength 2 TestBenchReferencePostFix GenerateValidationModel RAMMappingThreshold ConcarenteDelaysToRAM RemoveRedundantCounters ReplaceUnitDelayWithIntegerDelay ConcatenateDelays On MergeDelaysOnFanouts On RAMArchitecture WithClockEnable InlineMATLABBlockCode InlineHDLCode MaskParameterAsGeneric BalanceDelays On TargetFrequency ExtraEffortMargin MaxOversampling MaxComputationLatency InlinePDLCode MultiplierPartitioningThreshold TreatDelayBalancingFailureAs TransformNonZeroInitValDelay DelayElaborationLimit Off ConcatenateDelays On	ErrorMargin	4
ResetLength 2 TestBenchReferencePostFix _ref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysOnFanouts on FoldDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off BalanceDelays on TargetFrequency 0 ExtraEffortMargin 1 MaxOversampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	HoldInputDataBetweenSamples	on
TestBenchReferencePostFix _ref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysOnFanouts on FoldDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off BalanceDelays on TargetFrequency 0 ExtraEffortMargin 1 MaxOversampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	InitializeTestBenchInputs	off
GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysOnFanouts on FoldDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off BalanceDelays on TargetFrequency 0 ExtraEffortMargin 1 MaxOversampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	ResetLength	2
RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysOnFanouts on FoldDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off BalanceDelays on TargetFrequency 0 ExtraEffortMargin 1 MaxOversampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	TestBenchReferencePostFix	_ref
MapPipelineDelaysToRAMoffRemoveRedundantCountersonReplaceUnitDelayWithIntegerDelayonConcatenateDelaysonMergeDelaysOnFanoutsonFoldDelaysToConstantonRAMArchitectureWithClockEnableInlineMATLABBlockCodeoffInlineHDLCodeoffMaskParameterAsGenericoffBalanceDelaysonTargetFrequency0ExtraEffortMargin1MaxOversamplingInfMaxComputationLatency1MultiplierPartitioningThresholdInfTreatDelayBalancingFailureAsErrorTransformNonZeroInitValDelayonDelayElaborationLimit20	GenerateValidationModel	off
RemoveRedundantCounters ReplaceUnitDelayWithIntegerDelay On ConcatenateDelays On MergeDelaysOnFanouts FoldDelaysToConstant RAMArchitecture InlineMATLABBlockCode InlineHDLCode MaskParameterAsGeneric BalanceDelays On TargetFrequency ExtraEffortMargin Inf MaxOversampling MaxComputationLatency MultiplierPartitioningThreshold TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay DelayElaborationLimit On Where Delay on WithClockEnable WithClockEnable Off WithClockEnable Off Off Off InlineHDLCode Off Off InlineHDLCode Off Inf Inf Off Off Off Inf Off Off Inf Off Off Off Inf Off Off Off Inf Off Off Off Inf Off Off Off Off Inf Off Off Off Off Off Off Off Off Off O	RAMMappingThreshold	256
ReplaceUnitDelayWithIntegerDelay ConcatenateDelays on MergeDelaysOnFanouts on FoldDelaysToConstant RAMArchitecture WithClockEnable InlineMATLABBlockCode InlineHDLCode MaskParameterAsGeneric BalanceDelays on TargetFrequency ExtraEffortMargin MaxOversampling Inf MaxComputationLatency MultiplierPartitioningThreshold TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay DelayElaborationLimit on MaxOversampling Inf	MapPipelineDelaysToRAM	off
ConcatenateDelays MergeDelaysOnFanouts FoldDelaysToConstant RAMArchitecture InlineMATLABBlockCode InlineHDLCode MaskParameterAsGeneric BalanceDelays on TargetFrequency ExtraEffortMargin MaxOversampling Inf MaxComputationLatency MultiplierPartitioningThreshold TreatDelayBalancingFailureAs TransformNonZeroInitValDelay DelayElaborationLimit on WithClockEnable WithClockEnable Off MithClockEnable Off MithClockEnable Off MithClockEnable Off Inf Inf Inf Inf Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay On DelayElaborationLimit 20	RemoveRedundantCounters	on
MergeDelaysOnFanoutsonFoldDelaysToConstantonRAMArchitectureWithClockEnableInlineMATLABBlockCodeoffInlineHDLCodeoffMaskParameterAsGenericoffBalanceDelaysonTargetFrequency0ExtraEffortMargin1MaxOversamplingInfMaxComputationLatency1MultiplierPartitioningThresholdInfTreatDelayBalancingFailureAsErrorTransformNonZeroInitValDelayonDelayElaborationLimit20	ReplaceUnitDelayWithIntegerDelay	on
FoldDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off BalanceDelays on TargetFrequency 0 ExtraEffortMargin 1 MaxOversampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	ConcatenateDelays	on
RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off BalanceDelays on TargetFrequency 0 ExtraEffortMargin 1 MaxOversampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	MergeDelaysOnFanouts	on
InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off BalanceDelays on TargetFrequency 0 ExtraEffortMargin 1 MaxOversampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	FoldDelaysToConstant	on
InlineHDLCode off MaskParameterAsGeneric off BalanceDelays on TargetFrequency 0 ExtraEffortMargin 1 MaxOversampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	RAMArchitecture	WithClockEnable
MaskParameterAsGenericoffBalanceDelaysonTargetFrequency0ExtraEffortMargin1MaxOversamplingInfMaxComputationLatency1MultiplierPartitioningThresholdInfTreatDelayBalancingFailureAsErrorTransformNonZeroInitValDelayonDelayElaborationLimit20	InlineMATLABBlockCode	off
BalanceDelays TargetFrequency ExtraEffortMargin MaxOversampling Inf MaxComputationLatency MultiplierPartitioningThreshold TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay DelayElaborationLimit on	InlineHDLCode	off
TargetFrequency 0 ExtraEffortMargin 1 MaxOversampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	MaskParameterAsGeneric	off
ExtraEffortMargin 1 MaxOversampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	BalanceDelays	on
MaxOversampling Inf MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	TargetFrequency	0
MaxComputationLatency1MultiplierPartitioningThresholdInfTreatDelayBalancingFailureAsErrorTransformNonZeroInitValDelayonDelayElaborationLimit20	ExtraEffortMargin	1
MultiplierPartitioningThresholdInfTreatDelayBalancingFailureAsErrorTransformNonZeroInitValDelayonDelayElaborationLimit20	MaxOversampling	Inf
TreatDelayBalancingFailureAs Error TransformNonZeroInitValDelay on DelayElaborationLimit 20	MaxComputationLatency	1
TransformNonZeroInitValDelay on DelayElaborationLimit 20	MultiplierPartitioningThreshold	Inf
DelayElaborationLimit 20	TreatDelayBalancingFailureAs	Error
	TransformNonZeroInitValDelay	on
GenerateCoSimBlock off	DelayElaborationLimit	20
	GenerateCoSimBlock	off

GenerateHDLTestBench GenerateCoSimModel GenerateSVDPITestBench None SimulationTool Mentor Graphics Modelsim CoSimModelSetup SynthesisOnDirective SynthesisOffDirective LoopUnrolling InlineConfigurations UseAggregatesForConst UseVerilogTimescale VerilogTileExtension VyHDLFileExtension VHDLFileExtension CodeGenerationOutput GeneratedModelName GeneratedModelName GeneratedModelName GeneratedModelName GeseratedModel O SerializeIO UseAlutoRoute UseAlutoRoute UseAutoPlace HighlightAncestors On HighlightColor InitializeBlockRAM On InitializeRealPort MapVectorPortToStream Off GenerateFILBlock Off GenerateCodeInfo Off	HDLCodeCoverage	off
GenerateSVDPITestBench SimulationTool Mentor Graphics Modelsim CoSimModelSetup CosimBlockAndDut SynthesisOnDirective SynthesisOffDirective LoopUnrolling InlineConfigurations UseAggregatesForConst UseVerilogTimescale VerilogTileExtension VerilogTileExtension VythDLFileExtension VythDLFileExtension CodeGenerationOutput GeneratedModelName GeneratedModelName GeneratedModelName GeneratedModelName GeneratedModelName GeneratedModel O SerializeModel SerializeModel UseSLAutoRoute UseAutoPlace HighlightAncestors InitializeBlockRAM InitializeBealPort MapVectorPortToStream Off MapVectorPortToStream Off GenerateFileBlock Off MinimizeIntermediateSignals Off MinimizeIntermediateSignals Off MinimizeIntermediateSignals Off MinimizeIntermediateSignals Off MinimizeIntermediateSignals Off MinimizeIntermediateSignals Off Off Off MinimizeIntermediateSignals Off Off Off Off Off Off Off Off Off Of	GenerateHDLTestBench	on
SimulationTool Mentor Graphics Modelsim CoSimModelSetup CosimBlockAndDut SynthesisOnDirective SynthesisOffDirective LoopUnrolling off InlineConfigurations on UseAggregatesForConst off UseVerilogTimescale on VerilogFileExtension v.v SystemVerilogFileExtension v.vhd CodeGenerationOutput GenerateHDLCode GeneratedModelName GeneratedModelName GeneratedModelName off ShowCodeGenPIR off SerializeModel o O UseSLAutoRoute on UseAutoPlace on HighlightAncestors on HighlightColor cyan InitializeBelockRAM on InitializeBelort MapVectorPortToStream off AlteraWorkflow off AlteraWorkflow off GenerateClusion off GenerateILBlock off CosimLibPostfixcosim TestBenchInitializeInputs off MinimizeIntermediateSignals Off MinimizeIntermediateSignals Off MinimiinizeIntermediateSignals Off MinimizeIntermediateSignals Off GenerateCodeInfo Off Off CosimLibPostfixcosim TestBenchInitializeInputs Off MinimizeIntermediateSignals Off MinimizeIntermediateSignals Off Off Off MinimizeIntermediateSignals Off Off Off Off Off Off Off O	GenerateCoSimModel	None
CosimModelSetup SynthesisOnDirective SynthesisOffDirective LoopUnrolling InlineConfigurations UseAggregatesForConst UseVerilogTimescale VerilogFileExtension SystemVerilogFileExtension VHDLFileExtension VHDLFileExtension CodeGenerationOutput GeneratedModelName GeneratedModelName GeneratedModelName GeneratedModelName GeneratedModelName Off ShowCodeGenPIR Off SerializeModel O SerializeIO O UseSLAutoRoute UseAutoPlace HighlightAncestors HighlightColor InitializeBlockRAM On InitializeRealPort MapVectorPortToStream UseFileIoInTestBench TurnkeyWorkflow AlteraWorkflow GenerateFileIolics Off MinimizeIntermediateSignals Off GenerateCodeInfo Off	GenerateSVDPITestBench	None
SynthesisOnDirective SynthesisOffDirective LoopUnrolling off InlineConfigurations on UseAggregatesForConst off UseVerilogTimescale on VerilogFileExtension v.v SystemVerilogFileExtension v.vhd CodeGenerationOutput GenerateHDLCode GeneratedModelName GeneratedModelName GeneratedModelNamePrefix gm_ UseDotLayout off ShowCodeGenPIR off SerializeModel 0 SerializeIO 0 UseSLAutoRoute on UseAutoPlace on HighlightAncestors on HighlightColor cyan InitializeRealPort off MapVectorPortToStream off UseFileIOInTestBench on TurnkeyWorkflow off GenerateFILBlock off GenerateFILBlock off GenerateFILBlock off CoSimLibPostfixcosim TestBenchInitializeInputs off MinimizeIntermediateSignals off GenerateCodeInfo on	SimulationTool	Mentor Graphics Modelsim
SynthesisOffDirective LoopUnrolling off InlineConfigurations on UseAggregatesForConst off UseVerilogTimescale on VerilogFileExtension .v SystemVerilogFileExtension .vhd CodeGenerationOutput GenerateHDLCode GeneratedModelName GeneratedModelName GeneratedModelNamePrefix gm_ UseDotLayout off ShowCodeGenPIR off SerializeModel 0 SerializeModel 0 SerializeHO UseSLAutoRoute on UseSLAutoRoute on HighlightAncestors on HighlightAncestors on HighlightColor cyan InitializeBlockRAM on InitializeBlockRAM on InitializeBlockRAM on InitializeBlochTestBench on TurnkeyWorkflow off AlteraWorkflow off GenerateFILBlock off GenerateFILBlock off CoSimLibPostfix _cosim TestBenchInitializeInputs off MinimizeIntermediateSignals off GenerateCodeInfo off	CoSimModelSetup	CosimBlockAndDut
LoopUnrolling off InlineConfigurations on UseAggregatesForConst off UseVerilogTimescale on VerilogFileExtension .v SystemVerilogFileExtension .vhd CodeGenerationOutput GenerateHDLCode GeneratedModelName GeneratedModelNamePrefix gm_ UseDotLayout off ShowCodeGenPIR off SerializeHOD O UseSLAutoRoute on UseAutoPlace on HighlightAncestors on HighlightColor cyan InitializeBolckRAM on InitializeRealPort off MapVectorPortToStream off UseFileIOInTestBench on TurnkeyWorkflow off GenerateFILBlock off CoSimLibPostfix _cosim TestBenchInitializeInputs off MinimizeIntermediateSignals off GenerateCodeInfo	SynthesisOnDirective	
InlineConfigurations UseAggregatesForConst UseVerilogTimescale VerilogFileExtension Vy SystemVerilogFileExtension Vhd CodeGenerationOutput GeneratedModelName GeneratedModelName GeneratedModelNamePrefix UseDotLayout UseDotLayout UseDotLayout Off ShowCodeGenPIR Off SerializeModel O UseSLAutoRoute UseAutoPlace HighlightAncestors HighlightColor InitializeBlockRAM InitializeRealPort MapVectorPortToStream UseFileIoInTestBench TurnkeyWorkflow GenerateFileBlock Off CosimLibPostfix CosimLibPostfix TestBenchInitializeInputs MinimizeIntermediateSignals Off MunimizeIntermediateSignals Off MinimizeIntermediateSignals Off MinimizeIntermediateSignals Off Off Off Off Off Off Off Off Off Of	SynthesisOffDirective	
UseAggregatesForConst UseVerilogTimescale VerilogFileExtension VyhOLFileExtension VyhDLFileExtension Vyhd CodeGenerationOutput GeneratedModelName GeneratedModelName GeneratedModelNamePrefix UseDotLayout SerializeModel SerializeModel O SerializeIO O UseSLAutoRoute UseAutoPlace HighlightAncestors HighlightColor InitializeBlockRAM InitializeRealPort MapVectorPortToStream UseFileIoInTestBench TurnkeyWorkflow GenerateFileBlock CosimLibPostfix TestBenchInitializeInputs MinimizeIntermediateSignals On Vyod GenerateCodeInfo On	LoopUnrolling	off
UseVerilogTimescale VerilogFileExtension Vy SystemVerilogFileExtension VhDLFileExtension VhDLFileExtension VhDLFileExtension Vhd CodeGenerationOutput GeneratedModelName GeneratedModelName GeneratedModelNamePrefix UseDotLayout ShowCodeGenPIR Off SerializeModel O SerializeModel O UseSLAutoRoute On UseAutoPlace HighlightAncestors HighlightColor InitializeBlockRAM On InitializeRealPort MapVectorPortToStream UseFileIOInTestBench TurnkeyWorkflow Off AlteraWorkflow Off GenerateFILBlock Off CoSimLibPostfix TestBenchInitializeInputs MinimizeIntermediateSignals Off GenerateCodeInfo On	InlineConfigurations	on
VerilogFileExtension SystemVerilogFileExtension VHDLFileExtension CodeGenerationOutput GeneratedModelName GeneratedModelNamePrefix UseDotLayout ShowCodeGenPIR SerializeModel SerializeModel SerializeMote UseAutoRoute UseAutoPlace HighlightAncestors HighlightColor InitializeBlockRAM InitializeRealPort MapVectorPortToStream UseFileIOInTestBench TurnkeyWorkflow GenerateFILBlock Off CosimLibPostfix TestBenchInitializeInputs MinimizeIntermediateSignals OrdenerateHDLCode GenerateHDLCode On OliveDotAle SerializeModel On On On On On On On On On O	UseAggregatesForConst	off
SystemVerilogFileExtension VHDLFileExtension CodeGenerationOutput GeneratedModelName GeneratedModelName GeneratedModelNamePrefix UseDotLayout ShowCodeGenPIR SerializeModel O SerializeIO O UseSLAutoRoute UseAutoPlace HighlightAncestors HighlightColor InitializeBlockRAM InitializeRealPort MapVectorPortToStream UseFileIOInTestBench TurnkeyWorkflow AlteraWorkflow GenerateFILBlock CoSimLibPostfix CosimLibPostfix TestBenchInitializeInputs MinimizeIntermediateSignals GenerateCodeInfo GenerateHDLCode GenerateGedeInfo Off GenerateGodeInfo GenerateCodeInfo Off GenerateCodeInfo Off	UseVerilogTimescale	on
VHDLFileExtension CodeGenerationOutput GeneratedModelName GeneratedModelNamePrefix UseDotLayout ShowCodeGenPIR SerializeModel SerializeModel O SerializeIO O UseSLAutoRoute UseAutoPlace HighlightAncestors HighlightColor InitializeBlockRAM InitializeRealPort MapVectorPortToStream UseFileIOInTestBench TurnkeyWorkflow AlteraWorkflow GenerateFILBlock CoSimLibPostfix TestBenchInitializeInputs MinimizeIntermediateSignals GenerateCodeInfo GenerateGudeInfo GenerateGude	VerilogFileExtension	.v
CodeGenerationOutput GeneratedModelName GeneratedModelNamePrefix GeneratedModelNamePrefix UseDotLayout ShowCodeGenPIR SerializeModel O SerializeIO O UseSLAutoRoute On UseAutoPlace HighlightAncestors HighlightColor InitializeBlockRAM On InitializeRealPort MapVectorPortToStream UseFileIOInTestBench TurnkeyWorkflow GenerateFILBlock GosimLibPostfix TestBenchInitializeInputs MinimizeIntermediateSignals GenerateCodeInfo GenerateGuelPort Geff GenerateCodeInfo	SystemVerilogFileExtension	.sv
GeneratedModelName GeneratedModelNamePrefix UseDotLayout ShowCodeGenPIR SerializeModel O SerializeIO O UseSLAutoRoute UseAutoPlace HighlightAncestors HighlightColor InitializeBlockRAM On InitializeRealPort MapVectorPortToStream UseFileIOInTestBench TurnkeyWorkflow AlteraWorkflow GenerateFILBlock CoSimLibPostfix TestBenchInitializeInputs MinimizeIntermediateSignals GenerateCodeInfo off gm_ gm_ gm_ gm_ gm_ gm_ gm_ gm_ em_ em_ em_ em_ em_ em_ em_ em_ em_ e	VHDLFileExtension	.vhd
GeneratedModelNamePrefix gm_ UseDotLayout off ShowCodeGenPIR off SerializeModel 0 SerializeIO 0 UseSLAutoRoute on UseAutoPlace on HighlightAncestors on HighlightColor cyan InitializeBlockRAM on InitializeRealPort off MapVectorPortToStream off UseFileIOInTestBench on TurnkeyWorkflow off AlteraWorkflow off GenerateFILBlock off CoSimLibPostfixcosim TestBenchInitializeInputs off MinimizeIntermediateSignals off GenerateCodeInfo off	CodeGenerationOutput	GenerateHDLCode
UseDotLayout off ShowCodeGenPIR off SerializeModel 0 SerializeIO 0 UseSLAutoRoute on UseAutoPlace on HighlightAncestors on HighlightColor cyan InitializeBlockRAM on InitializeRealPort off MapVectorPortToStream off UseFileIOInTestBench on TurnkeyWorkflow off AlteraWorkflow off GenerateFILBlock off CoSimLibPostfixcosim TestBenchInitializeInputs off MinimizeIntermediateSignals GenerateCodeInfo off	GeneratedModelName	
ShowCodeGenPIR SerializeModel O SerializeIO UseSLAutoRoute UseAutoPlace HighlightAncestors HighlightColor InitializeBlockRAM InitializeRealPort MapVectorPortToStream UseFileIOInTestBench TurnkeyWorkflow AlteraWorkflow GenerateFILBlock CoSimLibPostfix TestBenchInitializeInputs MinimizeIntermediateSignals O O O O O O O O O O O O O	GeneratedModelNamePrefix	gm_
SerializeModel 0 SerializeIO 0 UseSLAutoRoute on UseAutoPlace on HighlightAncestors on HighlightColor cyan InitializeBlockRAM on InitializeRealPort off MapVectorPortToStream off UseFileIOInTestBench on TurnkeyWorkflow off AlteraWorkflow off GenerateFILBlock off CoSimLibPostfixcosim TestBenchInitializeInputs off MinimizeIntermediateSignals off GenerateCodeInfo on	UseDotLayout	off
SerializeIO 0 UseSLAutoRoute on UseAutoPlace on HighlightAncestors on HighlightColor cyan InitializeBlockRAM on InitializeRealPort off MapVectorPortToStream off UseFileIOInTestBench on TurnkeyWorkflow off AlteraWorkflow off GenerateFILBlock off CoSimLibPostfixcosim TestBenchInitializeInputs off MinimizeIntermediateSignals off GenerateCodeInfo on	ShowCodeGenPIR	off
UseSLAutoRoute on UseAutoPlace on HighlightAncestors on HighlightColor cyan InitializeBlockRAM on InitializeRealPort off MapVectorPortToStream off UseFileIOInTestBench on TurnkeyWorkflow off AlteraWorkflow off GenerateFILBlock off CoSimLibPostfixcosim TestBenchInitializeInputs off MinimizeIntermediateSignals off GenerateCodeInfo on	SerializeModel	0
UseAutoPlace on HighlightAncestors on HighlightColor cyan InitializeBlockRAM on InitializeRealPort off MapVectorPortToStream off UseFileIOInTestBench on TurnkeyWorkflow off AlteraWorkflow off GenerateFILBlock off CoSimLibPostfixcosim TestBenchInitializeInputs off MinimizeIntermediateSignals GenerateCodeInfo on	SerializeIO	0
HighlightAncestors On HighlightColor Cyan InitializeBlockRAM On InitializeRealPort Off MapVectorPortToStream Off UseFileIOInTestBench TurnkeyWorkflow AlteraWorkflow GenerateFILBlock CoSimLibPostfix TestBenchInitializeInputs MinimizeIntermediateSignals GenerateCodeInfo On On Off Off Off Off Off Off Off Off O	UseSLAutoRoute	on
HighlightColor cyan InitializeBlockRAM on InitializeRealPort off MapVectorPortToStream off UseFileIOInTestBench on TurnkeyWorkflow off AlteraWorkflow off GenerateFILBlock off CoSimLibPostfixcosim TestBenchInitializeInputs off MinimizeIntermediateSignals off GenerateCodeInfo on	UseAutoPlace	on
InitializeBlockRAM on InitializeRealPort off MapVectorPortToStream off UseFileIOInTestBench on TurnkeyWorkflow off AlteraWorkflow off GenerateFILBlock off CoSimLibPostfixcosim TestBenchInitializeInputs off MinimizeIntermediateSignals off GenerateCodeInfo off	HighlightAncestors	on
InitializeRealPort off MapVectorPortToStream off UseFileIOInTestBench on TurnkeyWorkflow off AlteraWorkflow off GenerateFILBlock off CoSimLibPostfixcosim TestBenchInitializeInputs off MinimizeIntermediateSignals off GenerateCodeInfo off	HighlightColor	cyan
MapVectorPortToStream UseFileIOInTestBench On TurnkeyWorkflow Off AlteraWorkflow GenerateFILBlock CoSimLibPostfix TestBenchInitializeInputs MinimizeIntermediateSignals GenerateCodeInfo Off On	InitializeBlockRAM	on
UseFileIOInTestBench on TurnkeyWorkflow off AlteraWorkflow off GenerateFILBlock off CoSimLibPostfix _cosim TestBenchInitializeInputs off MinimizeIntermediateSignals off GenerateCodeInfo off	InitializeRealPort	off
TurnkeyWorkflow off AlteraWorkflow off GenerateFILBlock off CoSimLibPostfix _cosim TestBenchInitializeInputs off MinimizeIntermediateSignals off GenerateCodeInfo off	MapVectorPortToStream	off
AlteraWorkflow off GenerateFILBlock off CoSimLibPostfix _cosim TestBenchInitializeInputs off MinimizeIntermediateSignals off GenerateCodeInfo off	UseFileIOInTestBench	on
GenerateFILBlock off CoSimLibPostfix _cosim TestBenchInitializeInputs off MinimizeIntermediateSignals off GenerateCodeInfo off	TurnkeyWorkflow	off
CoSimLibPostfixcosim TestBenchInitializeInputs off MinimizeIntermediateSignals off GenerateCodeInfo off	AlteraWorkflow	off
TestBenchInitializeInputs off MinimizeIntermediateSignals off GenerateCodeInfo off	GenerateFILBlock	off
MinimizeIntermediateSignals off GenerateCodeInfo off	CoSimLibPostfix	_cosim
GenerateCodeInfo off	TestBenchInitializeInputs	off
	MinimizeIntermediateSignals	off
GatewayoutWithDTC	GenerateCodeInfo	off
	GatewayoutWithDTC	off
IncrementalCodeGenForTopModel off	IncrementalCodeGenForTopModel	off

System Model Configuration

HDLWFSmartbuild	on
HDLCodingStandard	None
HDLCodingStandardCustomizations	
ReferenceDesignParameter	
HDLLintTool	None
HDLLintInit	
HDLLintTerm	
HDLLintCmd	
ModulePrefix	
DetectBlackBoxNameCollision	Warning
PIRTB	on
PIRTC	off
EmitNetlist	off
UsePipelinedToolboxFunctions	on
savepirtoscript	off
ConcatenateHDLModules	off
AMS	off

Chapter 7. Glossary

Atomic Subsystem. A subsystem treated as a unit by an implementation of the design documented in this report. The implementation computes the outputs of all the blocks in the atomic subsystem before computing the next block in the parent system's block execution order (sorted list).

Block Diagram. A Simulink block diagram represents a set of simultaneous equations that relate a system or subsystem's inputs to its outputs as a function of time. Each block in the diagram represents an equation of the form y = f(t, x, u) where t is the current time, u is a block input, y is a block output, and x is a system state (see the Simulink documentation for information on the functions represented by the various types of blocks that make up the diagram). Lines connecting the blocks represent dependencies among the blocks, i.e., inputs whose current values are the outputs of other blocks. An implementation of a design described in this document computes a root or atomic system's outputs at each time step by computing the outputs of the blocks in an order determined by block input/output dependencies.

Block Parameter. A variable that determines the output of a block along with its inputs, for example, the gain parameter of a Gain block.

Block Execution Order. The order in which Simulink evaluates blocks during simulation of a model. The block execution order determined by Simulink ensures that a block executes only after all blocks on whose outputs it depends are executed.

Checksum. A number that indicates whether different versions of a model or atomic subsystem differ functionally or only cosmetically. Different checksums for different versions of the same model or subsystem indicate that the versions differ functionally.

Design Variable. A symbolic (MATLAB) variable or expression used as the value of a block parameter. Design variables allow the behavior of the model to be altered by altering the value of the design variable.

Signal. A block output, so-called because block outputs typically vary with time.

Virtual Subsystem. A subsystem that is purely graphical, i.e., is intended to reduce the visual complexity of the block diagram of which it is a subsystem. An implementation of the design treats the blocks in the subsystem as part of the first nonvirtual ancestor of the virtual subsystem (see Atomic Subsystem).

Chapter 8. About this Report

Table of Contents

8.1. Report Overview	70
8.2. Root System Description	70
8.3. Subsystem Descriptions	
8.4. State Chart Descriptions	

8.1. Report Overview

This report describes the design of the self_balancing_robot system. The report was generated automatically from a Simulink model used to validate the design. It contains the following sections:

Model Version. Specifies information about the version of the model from which this design description was generated. Includes the model checksum, a number that indicates whether different versions of the model differ functionally or only cosmetically. Different checksums for different versions indicate that the versions differ functionally.

Root System. Describes the design's root system.

Subsystems. Describes each of the design's subsystems.

Design Variables. Describes system design variables, i.e., MATLAB variables and expressions used as block parameter values.

System Model Configuration. Lists the configuration parameters, e.g., start and stop time, of the model used to simulate the system described by this report.

Requirements Traceability. Shows design requirements associated with elements of the design model. This section appears only if the design model contains requirements links.

Glossary. Defines Simulink terms used in this report.

8.2. Root System Description

This section describes a design's root system. It contains the following sections:

Diagram. Simulink block diagram that represents the algorithm used to compute the root system's outputs.

Description. Description of the root system. This section appears only if the model's root system has a Documentation property or a Doc block.

Interface. Name, data type, width, and other properties of the root system's input and output signals. The number of the block port that outputs the signal appears in angle brackets appended to the signal name. This section appears only if the root system has input or output ports.

Blocks. This section has two subsections:

- **Parameters.** Describes key parameters of blocks in the root system. This section also includes graphical and/or tabular representations of lookup table data used by lookup table blocks, i.e., blocks that use lookup tables to compute their outputs.
- **Block Execution Order.** Order in which blocks must be executed at each time step in order to ensure that each block's inputs are available when it executes.

State Charts. Describes state charts used in the root system. This section appears only if the root system contains Stateflow blocks.

8.3. Subsystem Descriptions

This section describes a design's subsystems. Each subsystem description contains the following sections:

Checksum. This section appears only if the subsystem is an atomic subsystem. The checksum indicates whether the version of the model subsystem used to generate this report differs functionally from other versions of the model subsystem. If two model checksums differ, the corresponding versions of the model differ functionally.

Diagram. Simulink block diagram that graphically represents the algorithm used to compute the subsystem's outputs.

Description. Description of the subsystem. This section appears only if the subsystem has a Documentation property or contains a Doc block.

Interface. Name, data type, width, and other properties of the subsystem's input and output signals. The number of the block port that outputs the signal appears in angle brackets appended to the signal name. This section appears only if the subsystem is atomic and has input or output ports.

Blocks. Blocks that this subsystem contains. This section has two subsections:

- **Parameters.** Key parameters of blocks in the subsystem. This section also includes graphical and/or tabular representations of lookup table data used by lookup table blocks, blocks that use lookup tables to compute their outputs.
- **Block Execution Order.** Order in which the subsystem's blocks must be executed at each time step in order to ensure that each block's inputs are available when the block executes .This section appears only if the subsystem is atomic. Note: in Acrobat(PDF) reports, the number in square brackets next to the block name is a hyperlink to the block parameter table. The number has no model significance.

State Charts. Describes state charts used in the subsystem. This section appears only if the root system contains Stateflow blocks.

8.4. State Chart Descriptions

This section describes the state machines used by Stateflow blocks to compute their outputs, i.e., Stateflow blocks. Each state machine description contains the following sections:

Chart. Diagram representing the state machine.

States. Describes the state machine's states. Each state description includes the state's diagram and diagrams and/or descriptions of graphical functions, Simulink functions, truth tables, and MATLAB functions parented by the state.

Transitions. Transitions between the state machine's states. Each transition description specifies the values of key transition properties. Appears only if a transition has properties that do not appear on the chart.

Junctions. Transition junctions. Each junction description specifies the values of key junction properties. Appears only if a junction has properties that do not appear on the chart.

Events. Events that trigger state transitions. Each event description specifies the values of key event properties.

Data. Data types and other properties of the Stateflow block's inputs, outputs, and other state machine data.

Targets. Executable implementations of the state machine used to compute the outputs of the corresponding Stateflow block.

MATLAB Supporting Functions. List of functions invoked by MATLAB functions defined in the chart.