# Serial RISC-V (SERV) with SPI memory access

Kavish Ranawella Bhasitha Dharmasena


May 02 2025

#### **SERV**

- SERV is a 32 bit-serial RISC-V core, the world's smallest RISC-V CPU
- Open source (under BSD license)
- Wishbone interface for Data and Instruction Buses
- Compatible with Zephyr OS (light-weight, open-source OS by Linux Foundation)

#### Servant

- Reference platform for SERV
- Contains memory, GPIO and timers
- Bus interface with Wishbone




# SPI (Serial Peripheral Interface) and Wishbone Interface

#### Wishbone


- A parallel synchronous protocol
- Relatively high speed Can access 1 word using 1 clock cycle
- Requires high wire count (100+ in total)

#### SPI


- A synchronized serial communication protocol
- Can integrate with 4 wires total
- A Master-Slave Architecture
- Relatively slow require 64 clock cycles to access 1 word



- \*\* Rohde & Schwarz
- \*\* netburner.com
- \*\* wikipedia



SPI protocol




Wishbone protocol


# Why integrate SPI with SERV?

- > **Decouples memory from CPU core**: Enables flexible memory placement and simplifies physical design for fabrication
- ➤ Minimal pin count: Communicates with external RAM using only 4 wires (MISO, MOSI, SCK, CS), reducing I/O complexity
- > Aligns with SERV's bit-serial philosophy: Maintains SERV's ultra-minimal, bit-serial architecture by extending serial design principles to memory access
- > Shrinks logic footprint: Removes internal RAM, reducing FPGA resource usage and improving area efficiency for ASIC targets


## SPI SERV with FPGA




# SPI memory accessing – status register read!




# SPI memory accessing – Full Read!





# Video Demo – RISC-V Interpreter




# The Dining Philosopher Problem

#### Scenario


- There are five philosophers sitting around a circular dining table.
- Each philosopher does only two things:
  - Think
  - Eat
- Between each pair of philosophers is one fork (total of five forks).
- To eat, a philosopher needs both the left and right fork.

#### Rules

- A philosopher must pick up both the left and right forks to eat.
- A philosopher can only use the two forks that are next to them.
- A philosopher must put down both forks after eating.
- Philosophers alternate between thinking and eating.
- Forks are shared resources and can be held by only one philosopher at a time.



# Video Demo – The Dining Philosopher Problem!



## Error!! - means it works as expected!

```
Windows PowerShell
Philosopher 0 [P: 3] THINKING [ 750 ms ]
Philosopher 1 [P: 2] EATING [ 675 ms ] ghts reserved.
Philosopher 2 [P: 1] THINKING [ 600 ms ]
Philosopher 3 [P: 0] HOLDING ONE FORK res and improvements! https://aka.ms/PSWindows
Philosopher 4 [C:-1] EATING [ 75 ms ]
Philosopher 5 [C:-2] HOLDING ONE FORK
nios2-terminal: connected to hardware target using JTAG UART on cable
nios2-terminal: "USB-Blaster [USB-0]", device 1, instance 0
nios2-terminal: (Use the IDE stop button or Ctrl-C to terminate)
***** Booting Zephyr OS zephyynamic mutexes and thread sleeping.
```

#### Resource Utilization

Architecture	Combinational ALUTs	Dedicated Logic Registers	Memory bits
Without SPI	458	252	263296
With SPI	574	333	1152

- With the use of SPI we have removed the Instruction and Data memory from the design, hence the huge reduction in the number of memory bits
- In contrast, we require more utilization of Combinational ALUTs and Dedicated Logic Registers but that is comparatively a small increase

#### SPI SERV with ASIC

- The SPI SERV was implemented as an ASIC design as well
- We have hardened the design with the TinyTapeout platform
- The design was verified using Verilator and cocotb








## SERV with memory doesn't fit!!

• Tiles: 8x2


Placement density: 80%

```
106924
         2025-05-02T11:17:30.7674682Z [INFO GPL-0002] DBU: 1000
106925
         2025-05-02T11:17:30.7682355Z [INFO GPL-0003] SiteSize: ( 0.460 2.720 ) um
106926
         2025-05-02T11:17:30.7689533Z [INFO GPL-0004] CoreBBox: ( 2.760 2.720 ) ( 1375.400 223.040 ) um
106927
         2025-05-02T11:17:34.0323680Z [INFO GPL-0006] NumInstances:
                                                                               745467
106928
         2025-05-02T11:17:34.0329655Z [INFO GPL-0007] NumPlaceInstances:
                                                                              740906
106929
         2025-05-02T11:17:34.0335046Z [INFO GPL-0008] NumFixedInstances:
                                                                                 4561
106930
         2025-05-02T11:17:34.0341398Z [INFO GPL-0009] NumDummyInstances:
106931
         2025-05-02T11:17:34.0347827Z [INFO GPL-0010] NumNets:
                                                                               740925
106932
         2025-05-02T11:17:34.0353390Z [INFO GPL-0011] NumPins:
                                                                              2905063
106933
         2025-05-02T11:17:34.0360747Z [INFO GPL-0012] DieBBox: ( 0.000 0.000 ) ( 1378.160 225.760 ) um
106934
         2025-05-02T11:17:34.0367380Z [INFO GPL-0013] CoreBBox: ( 2.760 2.720 ) ( 1375.400 223.040 ) um
106935
         2025-05-02T11:17:34.0373346Z [INFO GPL-0016] CoreArea:
                                                                           302420.045 um^2
106936
         2025-05-02T11:17:34.0379722Z [INFO GPL-0017] NonPlaceInstsArea:
                                                                             6112.112 um^2
106937
         2025-05-02T11:17:34.0385319Z [INFO GPL-0018] PlaceInstsArea:
                                                                          10651862.230 um^2
106938
         2025-05-02T11:17:34.0391115Z [INFO GPL-0019] Util:
                                                                             3594.862 %
106939
         2025-05-02T11:17:34.0397759Z [INFO GPL-0020] StdInstsArea:
                                                                          10651862.230 um^2
         2025-05-02T11:17:34.0403303Z [INFO GPL-0021] MacroInstsArea:
106940
                                                                               0.000 um^2
106941
         2025-05-02T11:17:34.0415365Z [11:17:34] ERROR
                                                          [GPL-0301] Utilization 3594.862 % exceeds
                                                                                                       openroad.py:233
106942
         2025-05-02T11:17:34.0416015Z
                                                          100%.
106943
         2025-05-02T11:17:34.5166291Z Error: gpl.tcl, 75 GPL-0301
```

# TinyTapeout Hardening




# TinyTapeout Hardening




# Dining Philosopher Demo using Verilator

- Verilator is a lightweight verification tool that uses C++/SystemC wrapping
- We use that to verify our ASIC design (one of the tests is demonstrated in this video)



# Sanity Tests with cocotb



# Resource Utilization

Cell usage by Category				
Category	Cells	Count		
Fill	decap fill	4083		
Тар	tapvpwrvgnd	1577		
Flip Flops	dfxtp dfstp dfrtp	1485		
Multiplexer	mux4 mux2	1472		
Misc	conb dlymetal6s2s dlygate4sd3	1375		
Combo Logic	nor3b or3b o311ai a22o a2bb2o a211o a221o and2b a21o o22a o21ba a21oi and4b and4bb a32o o22ai o221a and3b o2bb2a o211a a31o a22oi a211oi o211ai o21a o21ai a2111o a31oi o311a o31a a311o o32a a221oi o2111a or4b a21bo	1157		
Buffer	<u>clkbuf</u> <u>buf bufinv</u>	683		
NOR	nor2 nor3 xnor2 nor4	668		
OR	or4 or2 or3 xor2	184		
AND	and2 and4 and3 a21boi	116		
Inverter	<u>inv</u>	71		
NAND	nand2 nand2b nand3	69		
Latch	dlxtp dlxtn	63		
Diode	<u>diode</u>	53		
Clock	<u>clkinv</u> <u>clkinvlp</u>	10		

#### FPGA & ASIC: What did we achieve?

- ➤ **Decouples memory from CPU core**: Enables flexible memory placement and simplifies physical design for fabrication ACHIEVED
- ➤ Minimal pin count: Communicates with external RAM using only 4 wires (MISO, MOSI, SCK, CS), reducing I/O complexity ACHIEVED
- ➤ Aligns with SERV's bit-serial philosophy: Maintains SERV's ultra-minimal, bit-serial architecture by extending serial design principles to memory access PARTIALLY ACHIEVED
- ➤ Shrinks logic footprint: Removes internal RAM, reducing FPGA resource usage and improving area efficiency for ASIC targets PARTIALLY ACHIEVED

#### Future work

- ➤ **Eliminate Wishbone**: Replace the Wishbone bus with a fully bit-serial interconnect to further reduce logic complexity and align with SERV's serial architecture.
- > Add bootloader support: Enable loading programs such as **Zephyr RTOS** from SPI RAM or other sources at startup.
- > Integrate basic peripherals:
  - **GPIO**: Provide general-purpose I/O for basic hardware interfacing.
  - UART (RX): Allow serial communication for debugging or basic shell interaction.
- > Implement I2C-based memory access: Use I2C as an alternative to SPI for connecting external RAM reducing wire count even further in ultra-minimal systems.

# Thank You!

# **Questions**??



# **Backups**


#### Resource Utilization

with SPI

<<Filter>> **Memory Bits** Compilation Hierarchy Node Dedicated Logic Register | servant\_spi\_top:servant| 574 (0) ✓ |serv\_rf\_ram:rf\_ram| 2 (2) 1 (1) 1152 0 0 (0) 1152 ✓ |altsyncram:memory\_rtl\_0| 0 (0) 0 (0) 0 (0) 1152 |altsyncram\_qvg1:auto\_generated| 0 2 (2) |servant\_gpio:gpio| 1 (1) |servant mux:servant mux| 1 (1) 1 (1) 0 135 (135) 82 (82) |servant\_spi\_master\_if:spi\_master\_if| |servant\_timer:timer| 98 (98) 65 (65) ✓ |servile:cpu| 337 (0) 182 (0) 1152 40 (40) |serv\_rf\_ram\_if:rf\_ram\_if| 18 (18) 291 (0) 164 (0) ✓ |serv\_top:cpu| 1152 14 (14) |serv\_alu:alu| |serv\_bufreg2:bufreg2| 83 (83) 32 (32) 1152 |serv\_bufreg:bufreg| 9 (9) 33 (33) |serv csr:gen csr.csr| 29 (29) 10 (10) 1152 |serv\_ctrl:ctrl| 45 (45) 34 (34) |serv decode:decode| 16 (16) 13 (13) |serv\_immdec;immdec| 38 (38) 27 (27) 0 |serv mem if:mem if| 5 (5) 1 (1) 0 (0) |serv rf if:rf if| 16 (16) 0 36 (36) 12 (12) |serv state:state| 0 (0) |servile arbiter:arbiter| 3 (3) |servile mux:mux| 3 (3) 0 (0) 10 (9) 11 (10) ✓ |servive\_clock\_gen:clock\_gen| 0 1 (0) 1 (0) 0

Analysis & Synthesis Resource Utilization by Entity

without SPI



# Title