

# MileStone

## 1. Model Training

Our group chooses LeNet-5 and MLP to deploy on PYNQ Z1. MNIST dataset is used to train the two models. The trained models are saved as the format of tensorflow lite which is suitable for embedded devices like PYNQ Z1. The training codes are shown below.

### LeNet-5

```
1 > import ...
4
5 # Load MNIST dataset
6 (x_train, y_train), (x_test, y_test) = mnist.load_data()
7
8 # Preprocess data
9 x_train = x_train.reshape(-1, 28, 28, 1).astype("float32") / 255.0
10 x_test = x_test.reshape(-1, 28, 28, 1).astype("float32") / 255.0
11 y_train = tf.keras.utils.to_categorical(y_train, 10)
12 y_test = tf.keras.utils.to_categorical(y_test, 10)
13
14 # LeNet-5 model
15 model = models.Sequential([
16     layers.Conv2D(6, (5, 5), activation='relu', input_shape=(28, 28, 1), padding='same'), # C1
17     layers.AveragePooling2D((2, 2)), # S2
18     layers.Conv2D(16, (5, 5), activation='relu', padding='valid'), # C3
19     layers.AveragePooling2D((2, 2)), # S4
20     layers.Flatten(), # Flatten
21     layers.Dense(120, activation='relu'), # C5
22     layers.Dense(84, activation='relu'), # F6
23     layers.Dense(10, activation='softmax') # Output layer
24 ])
25
26 # Model compiling
27 model.compile(optimizer='adam',
28               loss='categorical_crossentropy',
29               metrics=['accuracy'])
30
31 # The structure of model
32 model.summary()
33
34 # train model
35 history = model.fit(x_train, y_train, epochs=10, batch_size=64, validation_data=(x_test, y_test))
36
37 # Model evaluation
38 test_loss, test_acc = model.evaluate(x_test, y_test, verbose=2)
39 print(f"Test accuracy: {test_acc}")
40
41 # Transform to TFLite
42 converter = tf.lite.TFLiteConverter.from_keras_model(model)
43 tflite_model = converter.convert()
44
45 # Save TFLite
46 with open('LeNet-5.tflite', 'wb') as f:
47     f.write(tflite_model)
```


## MLP

```
1 > import ...
5
6 # Load MNIST dataset
7 (x_train, y_train), (x_test, y_test) = mnist.load_data()
8
9 # Data Preprocessing
10 x_train = x_train.reshape(-1, 28 * 28).astype("float32") / 255.0
11 x_test = x_test.reshape(-1, 28 * 28).astype("float32") / 255.0
12 y_train = tf.keras.utils.to_categorical(y_train, 10)
13 y_test = tf.keras.utils.to_categorical(y_test, 10)
14
15 # MLP
16 model = models.Sequential([
17     layers.Dense(256, activation='relu', input_shape=(28 * 28,)), # Hidden layer 1
18     layers.Dense(128, activation='relu'), # Hidden layer 2
19     layers.Dense(10, activation='softmax') # Output layer
20 ])
21
22 # Compile
23 model.compile(optimizer='adam',
24               loss='categorical_crossentropy',
25               metrics=['accuracy'])
26
27 # Structure
28 model.summary()
29
30 # Train
31 history = model.fit(x_train, y_train, epochs=10, batch_size=64, validation_data=(x_test, y_test))
32
33 # Evaluation
34 test_loss, test_acc = model.evaluate(x_test, y_test, verbose=2)
35 print(f"Test accuracy: {test_acc}")
36
37 # Transform to TFLite
38 converter = tf.lite.TFLiteConverter.from_keras_model(model)
39 tflite_model = converter.convert()
40
41 # Save TFLite
42 with open('MLP.tflite', 'wb') as f:
43     f.write(tflite_model)
44
```

## 2. Try Connecting PYNQ Z1 to Computer

To connect PYNQ Z1, we followed the instructions on the official site. First, card reader and Win32DiskImager were used to flash the PYNQ-Z1 image onto a Micro SD card. Then inserted it into the board and connected the ethernet and USB cable. After assigning a static IP address, the board successfully built direct connection to the computer. To connect to Jupyter Notebooks, opened a web browser and navigated to <http://192.168.2.99> where we can view and run the notebook documentation interactively. Our work is shown below.

## Connected PYNQ Z1 Board



## Jupyter Notebook

Home | 不安全 | 192.168.2.99:9090/tree? | jupyter

Files | Running | Clusters | Nbextensions

Select items to perform actions on them. [Upload] [New] [Refresh]

	Name	Last Modified	File size
<input type="checkbox"/>	/		
<input type="checkbox"/>	base	2 years ago	
<input type="checkbox"/>	common	2 years ago	
<input type="checkbox"/>	getting_started	2 years ago	
<input type="checkbox"/>	logictools	2 years ago	
<input type="checkbox"/>	pynq_peripherals	2 years ago	
<input type="checkbox"/>	Welcome to Pynq.ipynb	2 years ago	1.9 kB

### 3. Program Hardware (in progress)

In this part, visit 2024 is used to design the FPGA accelerator. First, we created an HLS project, and added cnn top-level function to the project, which can increase the processing speed of convolutional layer. Then clicked synthesis to create RTL files. Once succeeded, exported the IP core. All of these I mentioned above are what we have achieved so far. In the following work, we will use Vivado to add and connect modules, and generate hardware design, and output it as bitstream file which will enable the hardware accelerator to function. The speedup may not be obvious since we have only designed cnn accelerator and MLP model doesn't contain convolutional layer. Therefore, we will design more accelerators to speed up PYNQ Z1's inference.

## Top-level Function cnn Design

```
vitis-comp.json x conv.cpp x
hls_component > C++ conv.cpp > ...
1  #include <hls_stream.h>
2  #include <ap_int.h>
3
4  #define IMG_SIZE 28      // MNIST image size
5  #define KERNEL_SIZE 3
6  #define OUT_CHANNELS 8
7  #define IN_CHANNELS 1
8  #define OUT_SIZE (IMG_SIZE - KERNEL_SIZE + 1)
9
10 void cnn(
11     float input[IN_CHANNELS][IMG_SIZE][IMG_SIZE],      // input image
12     float kernel[OUT_CHANNELS][IN_CHANNELS][KERNEL_SIZE][KERNEL_SIZE], // kernel
13     float bias[OUT_CHANNELS],                          // bias
14     float output[OUT_CHANNELS][OUT_SIZE][OUT_SIZE]      // output image
15 ) {
16     #pragma HLS INTERFACE s_axilite port=return bundle=control
17     #pragma HLS INTERFACE bram port=input
18     #pragma HLS INTERFACE bram port=kernel
19     #pragma HLS INTERFACE bram port=bias
20     #pragma HLS INTERFACE bram port=output
21
22     for (int oc = 0; oc < OUT_CHANNELS; oc++) {          // output channel loop
23         for (int row = 0; row < OUT_SIZE; row++) {      // output feature row loop
24             for (int col = 0; col < OUT_SIZE; col++) {  // output feature col loop
25                 float sum = bias[oc];
26                 for (int ic = 0; ic < IN_CHANNELS; ic++) { // input channel loop
27                     for (int kr = 0; kr < KERNEL_SIZE; kr++) {
28                         for (int kc = 0; kc < KERNEL_SIZE; kc++) {
29                             sum += input[ic][row + kr][col + kc] * kernel[oc][ic][kr][kc];
30                         }
31                     }
32                 }
33                 output[oc][row][col] = sum;            // Save
34             }
35         }
36     }
37 }
38
```

### 4. Respond to feedback

We have improved our project based on feedback from the project proposal.

- a. MNIST dataset has been added to Github.
- b. For programming fpga fabric as an accelerator, we have shown our work in Program Hardware part above.
- c. Our main target is to compare the inference time of the two models on the board and on the computer. We will also try connecting the board to a camera to make it recognize the handwriting digits in real world.