MileStone

1. Model Training

Our group chooses LeNet-5 and MLP to deploy on PYNQ Z1. MNIST dataset is used to train the two models. The trained models are saved as the format of tensorflow lite which is suitable for embedded devices like PYNQ Z1. The training codes are shown below.

LeNet-5


```
1 > import ...
      # Load MNIST dataset
      (x_train, y_train), (x_test, y_test) = mnist.load_data()
      # Preprocess data
8
     x_train = x_train.reshape(-1, 28, 28, 1).astype("float32") / 255.0
10
     x_test = x_test.reshape(-1, 28, 28, 1).astype("float32") / 255.0
     y_train = tf.keras.utils.to_categorical(y_train, 10)
     y_test = tf.keras.utils.to_categorical(y_test, 10)
     # LeNet-5 model
15
      model = models.Sequential([
16
        layers.Conv2D(6, (5, 5), activation='relu', input_shape=(28, 28, 1), padding='same'), # C1
         layers.AveragePooling2D((2, 2)), # S2
         layers.Conv2D(16, (5, 5), activation='relu', padding='valid'), # C3
18
        layers.AveragePooling2D((2, 2)), # S4
19
20
        layers.Flatten(), # Flatten
         layers.Dense(120, activation='relu'), # C5
         layers.Dense(84, activation='relu'), # F6
          layers.Dense(10, activation='softmax') # Output layer
24
      ])
      # Model compiling
26
      model.compile(optimizer='adam',
28
                   loss='categorical_crossentropy',
29
                   metrics=['accuracy'])
30
31
      # The structure of model
     model.summary()
34
      # train model
      history = model.fit(x_train, y_train, epochs=10, batch_size=64, validation_data=(x_test, y_test))
36
37
      # Model evaluation
38
     test_loss, test_acc = model.evaluate(x_test, y_test, verbose=2)
39
      print(f"Test accuracy: {test_acc}")
40
41
      # Transform to TFLite
42
      converter = tf.lite.TFLiteConverter.from_keras_model(model)
      tflite_model = converter.convert()
44
      # Save TFLite
45
    with open('leNet-5.tflite', 'wb') as f:
46
         f.write(tflite_model)
```

```
1 > import ...
      # Load MNIST dataset
6
7
     (x_train, y_train), (x_test, y_test) = mnist.load_data()
8
      # Data Preprocessing
10
     x_{train} = x_{train.reshape}(-1, 28 * 28).astype("float32") / 255.0
     x_{test} = x_{test.reshape}(-1, 28 * 28).astype("float32") / 255.0
      y_train = tf.keras.utils.to_categorical(y_train, 10)
13
      y_test = tf.keras.utils.to_categorical(y_test, 10)
14
15 # MLP
16
     model = models.Sequential([
        layers.Dense(256, activation='relu', input_shape=(28 * 28,)), # Hidden layer 1
       layers.Dense(128, activation='relu'),
18
                                                                     # Hidden layer 2
19
         layers.Dense(10, activation='softmax')
                                                                     # Output layer
20
     ])
      # Compile
      model.compile(optimizer='adam',
24
                   loss='categorical_crossentropy',
25
                   metrics=['accuracy'])
26
     # Structure
28
     model.summarv()
29
30
      history = model.fit(x_train, y_train, epochs=10, batch_size=64, validation_data=(x_test, y_test))
      # Evaluation
     test_loss, test_acc = model.evaluate(x_test, y_test, verbose=2)
34
      print(f"Test accuracy: {test_acc}")
     # Transform to TFLite
38
      converter = tf.lite.TFLiteConverter.from_keras_model(model)
39
      tflite_model = converter.convert()
40
     # Save TFLite
41
with open('MLP.tflite', 'wb') as f:
43
        f.write(tflite_model)
```

2. Try Connecting PYNQ Z1 to Computer

To connect PYNQ Z1, we followed the instructions on the official site. First, card reader and Win32DiskImager were used to flash the PYNQ-Z1 image onto a Micro SD card. Then inserted it into the board and connected the ethernet and USB cable. After assigning a static IP address, the board successfully built direct connection to the computer. To connect to Jupyter Notebooks, opened a web browser and navigated to http://192.168.2.99 where we can view and run the notebook documentation interactively. Our work is shown below.

Connected PYNQ Z1 Board



Jupyter Notebook



3. Program Hardware (in progress)

In this part, visit 2024 is used to design the FPGA accelerator. First, we created an HLS project, and added cnn top-level function to the project, which can increase the processing speed of convolutional layer. Then clicked synthesis to create RTL files. Once succeeded, exported the IP core. All of these I mentioned above are what we have achieved so far. In the following work, we will use Vivado to add and connect modules, and generate hardware design, and output it as bitstream file which will enable the hardware accelerator to function. The speedup may not be obvious since we have only designed cnn accelerator and MLP model doesn't contain convolutional layer. Therefore, we will design more accelerators to speed up PYNQ Z1's inference.

Top-level Function cnn Design

```
⟨ vitis-comp.json × C⊷ conv.cpp ×
 hls_component > C++ conv.cpp > ..
      #include <hls_stream.h>
      #include <ap_int.h>
                                 // MNIST image size
      #define IMG_SIZE 28
      #define KERNEL_SIZE 3
      #define OUT_CHANNELS 8
      #define IN CHANNELS 1
      #define OUT_SIZE (IMG_SIZE - KERNEL_SIZE + 1)
  8
 10
          float input[IN_CHANNELS][IMG_SIZE][IMG_SIZE],
                                                                  // input image
 11
          float kernel[OUT_CHANNELS][IN_CHANNELS][KERNEL_SIZE][KERNEL_SIZE], // kernel
 12
 13
           float bias[OUT_CHANNELS],
                                                                  // bias
          float output[OUT_CHANNELS][OUT_SIZE][OUT_SIZE]
                                                                  // output image
 14
 15
          #pragma HLS INTERFACE s_axilite port=return bundle=control
 16
 17
           #pragma HLS INTERFACE bram port=input
           #pragma HLS INTERFACE bram port=kernel
 18
          #pragma HLS INTERFACE bram port=bias
 19
 20
          #pragma HLS INTERFACE bram port=output
 21
 22
          for (int oc = 0; oc < OUT_CHANNELS; oc++) {</pre>
                                                                 // output channel loop
               for (int row = 0; row < OUT_SIZE; row++) {
 23
                                                                 // output feature row loop
                   for (int col = 0; col < OUT_SIZE; col++) { // output feasture col loop
 24
 25
                       float sum = bias[oc];
                       for (int ic = 0; ic < IN_CHANNELS; ic++) {// input channel loop
 27
                           for (int kr = 0; kr < KERNEL_SIZE; kr++) {
                               for (int kc = 0; kc < KERNEL_SIZE; kc++) {
 28
 29
                                   sum += input[ic][row + kr][col + kc] * kernel[oc][ic][kr][kc];
 30
 31
 32
 33
                       output[oc][row][col] = sum;
                                                                  // Save
 35
              }
 36
          }
 37
 38
```

4. Respond to feedback

We have improved our project based on feedback from the project proposal.

- a. MNIST dataset has been added to Github.
- b. For programing fpga fabric as an accelerator, we have shown our work in Program Hardware part above.
- c. Our main target is to compare the inference time of the two models on the board and on the computer. We will also try connecting the board to a camera to make it recognize the handwriting digits in real world.