



Design Space Exploration for Compressed Deep Convolutional Neural Network on SCALE Sim

Peilin Chen, Xinyuan Fu, Hanyuan Gao

6501 Group6

2024/11/07

➤ The hardware platform we use

■ Systolic CNN Accelerator Simulator (SCALE Sim)




Fig. Overview of SCALE Sim


SCALE Sim takes two files as input from the user: one is the hardware configuration, the other is the neural network topology (workload).

SCALE Sim generates two types of outputs: one is the cycle accurate traces for SRAM and DRAM, the other is the metrics like cycle counts, utilization, bandwidth requirements, total data movement, etc.

<https://github.com/scalesim-project/scale-sim-v2?tab=readme-ov-file>

➤ **What we want to do**

- Neural network quantization and hardware design space exploration





Thanks
