

Performance study of SKIROC2/A ASIC for ILD Si-W ECAL

To cite this article: T. Suehara *et al* 2018 *JINST* **13** C03015

View the [article online](#) for updates and enhancements.

CHEF2017 — CALORIMETRY FOR THE HIGH ENERGY FRONTIER
2–6 OCTOBER 2017
LYON, FRANCE

Performance study of SKIROC2/A ASIC for ILD Si-W ECAL

T. Suehara,^{a,1} I. Sekiya,^a S. Callier,^b V. Balagura,^c V. Boudry,^c J.-C. Brient,^c C. de la Taille,^b
K. Kawagoe,^a A. Irles,^d F. Magniette,^c J. Nanni,^c R. Pöschl,^d T. Yoshioka^a and ILD
SiW-ECAL group

^aKyushu University,

744 Motooka, Nishi-ku, Fukuoka, 819-0395 Japan

^bOmega Microelectronics Center, École polytechnique,

91128 Palaiseau Cédex, France

^cLaboratoire Leprince-Ringuet, École polytechnique,

91128 Palaiseau Cédex, France

^dLaboratoire de l'Accélérateur Linéaire, Centre Scientifique d'Orsay,

91898 Orsay Cédex, France

E-mail: suehara@phys.kyushu-u.ac.jp

ABSTRACT: The ILD Si-W ECAL is a sampling calorimeter with tungsten absorber and highly segmented silicon layers for the International Large Detector (ILD), one of the two detector concepts for the International Linear Collider. SKIROC2 is an ASIC for the ILD Si-W ECAL. To investigate the issues found in prototype detectors, we prepared dedicated ASIC evaluation boards with either BGA sockets or directly soldered SKIROC2. We report a performance study with the evaluation boards, including signal-to-noise ratio and TDC performance with comparing SKIROC2 and an updated version, SKIROC2A.

KEYWORDS: Calorimeters; Front-end electronics for detector readout

ARXIV EPRINT: [1801.02024](https://arxiv.org/abs/1801.02024)

¹Corresponding author.

Contents

1	Introduction	1
2	SKIROC2 and testboard	2
3	Measurements	3
3.1	Control of trigger threshold	4
3.2	S/N ratio of trigger	4
3.3	S/N ratio of ADC	5
3.4	TDC measurement	6
4	Summary and prospects	6

1 Introduction

The International Linear Collider (ILC) is a future electron-positron collider with a center-of-mass energy of 250–1000 GeV, for precise measurements of Higgs and electroweak properties and searches for new particles. The International Large Detector (ILD) is one of the two detector concepts being developed for ILC. The key feature of ILD is ‘particle flow’ [1], which is a method to reconstruct jet energy and structure precisely by separating each particle on a jet. This requires high granularity in the calorimeter, especially in the electromagnetic calorimeter (ECAL). Silicon-tungsten ECAL (SiW-ECAL) is a suitable solution for the high-granular calorimetry. It is a sandwich calorimeter with tungsten absorber and silicon pad detectors with 5x5 mm cells. ASICs should be embedded between the layers to realize the readout of $\sim 10^8$ channels in total.




Figure 1. A SiW-ECAL prototype used for a test beam.

A SiW-ECAL technological prototype [2, 3] is being developed to test and demonstrate the technology to be used for ILD ECAL. Figure 1 shows the setup of the technological prototype for a test beam. Each silicon layer is equipped with four silicon pad sensors and 16 ASICs for the readout of

1024 channels. The test beam campaigns have been largely successful and we could demonstrate the readiness of SiW-ECAL for ILD, but we found several issues related to the ASICs and PCBs such as fake triggering due to pedestal shifts and misconfiguration of the threshold tuning function. To investigate these issues, we investigate the property of the ASICs more precisely, using a dedicated setup.

2 SKIROC2 and testboard

SKIROC2 (Silicon Kalorimeter Integrated Read-Out Chip 2) [4] is an ASIC developed for the SiW-ECAL readout by the Omega group in France. Figure 2 shows the overview of the analog part of SKIROC2. It has 64 input channels, amplified by a preamplifier with variable gain and three shaper amplifiers. Two are slow shapers for ADC measurements with high and low gain, and the other is a fast shaper for trigger generation. The trigger threshold can be controlled both globally and locally channel by channel, but the local threshold control has a too small dynamic range to be used in SKIROC2 due to a mistake in the development. The trigger holds the voltage of the two slow shapers with a tunable delay, and also holds the voltage swept with the bunch clock trigger to obtain timing information. There is a 15-deep analog memory to store the voltages during the ILC bunch train (1312 bunches in about 1 milliseconds in the baseline design). After the bunch train, the acquisition is stopped and the ASIC changes its state to readout mode. It uses an ADC with a multiplexer to digitize charge and timing information of 64 channels and sends the digital data by a serial communication channel.




Figure 2. The schematic of the analog part of SKIROC2.

The most distinct feature of the SKIROC2 chip is the power pulsing functionality, which partially switches off power when not needed, e.g. the amplifiers during the readout period, significantly

reducing power consumption and therefore heat dissipation. However, this can cause instability of the performance so we should check it carefully with power pulsing control.

Due to several problems, the Omega group modified the design of SKIROC2 to produce a bug-fixed version named SKIROC2A. Several modifications are implemented such as a fix to the dynamic range of the local threshold control, change of the TDC voltage sweep shape, some improvements to the treatment of ground, etc. We compared the performance of SKIROC2 and SKIROC2A with a setup described below.




Figure 3. The SKIROC2 testboard with a BGA socket.

Figure 3 shows a picture of a board designed for the evaluation of the SKIROC chips. The board was developed based on a board with mostly the same function, but for QFP-packaged SKIROCs. Due to the constraints of size and thickness, we changed the configuration to use BGA packaged ASICs, so the board was modified by the Kyushu University group to accommodate BGA SKIROC2. Both socket and soldered versions are available.

For the operation of SKIROC2, Omega provided the firmware and the LabView software. It can send the slow control to the SKIROC2 as well as acquire data from it. We developed a standalone C++ data acquisition software which can save data with compatible format to the DAQ of the ECAL prototype. For power pulsing, the testboard can control one of four power pulsing channels (analog, digital, DAC and ADC) by an external signal. In this measurement we use only analog power pulsing and all other channels are switched on at all times. Due to the external capacitors on the testboard connected to some ASIC pins, the recovery time after switching on the analog power is slower than that in the prototype, more than several milliseconds. Currently we switch on the power 10 msec prior to the test signal.

3 Measurements

Here we show the results of several measurements done on SKIROC2/A and the testboard. All results are obtained with the feedback capacitance of the preamplifier set to 1.2 pF, which gives a linearity less than 10% up to ~ 200 MIPs. The feedback capacitance determines the gain, and 6.0 pF (with 5 times less gain) is nominal for the real ILC to avoid saturation up to ~ 1000 MIPs, but we applied

1.2 pF since we use it for the test beam, so the comparison between the test beam results and this study can be done after confirming the effect of the difference on the PCBs and existence of sensors.

3.1 Control of trigger threshold

The SKIROC2 has a function to tune the trigger threshold for individual input channels in addition to a global threshold. However, this has an issue that the dynamic range of 4-bit DAC for the control is too small that we can hardly control the threshold of individual channels. Since this has been fixed in the SKIROC2A, we measured the dynamic range of the individual threshold control.

We used the charge injection of a 1 MIP equivalent charge (4.2 fC) to each channel and measured the trigger efficiency at different settings of the global threshold (S-curve measurement). We measure the trigger efficiency when setting the 4-bit DAC to 0, 4, 8, 12 and 15 to compare the global DAC number with 50% efficiency.




Figure 4. Dependence of the global DAC (vertical axis) at 1 MIP threshold on the setting of the local threshold control (horizontal axis).

Figure 4 shows the dependence of three sample channels on SKIROC2A. It shows that the dynamic range of 15 individual DAC units equal to 12.75 global DAC units, which is 0.13 MIP equivalent, with a very linear response. This is more than 10 times a larger dynamic range compared to SKIROC2, and it enables us to use some noisy channels with a trigger threshold up to 0.13 MIP higher.

3.2 S/N ratio of trigger

The signal-to-noise (S/N) ratio is an essential characteristics of the chip. The S/N ratio > 10 is strongly preferred to ensure the operation at 0.5 MIP threshold (with 5σ separation of the noise). The S/N ratio of the trigger can be obtained via the S-curve technique. We define the DAC count per MIP as the difference of the DAC values which give 50% trigger efficiency for injections of 1 and 2 MIPs, and the S/N ratio as the width of the error function fitted to the threshold scan divided by the DAC value at 50%.

Figure 5 shows the S-curve of three channels of SKIROC2 and SKIROC2A. This shows a S/N ratio of 12.8 for both chips. This is done with the board with a socket, so it should be better with the soldered board. With 6.0 pF feedback capacitance, a S/N ratio of around 9 is obtained.




Figure 5. S-curves of trigger threshold with SKIROC2 (left) and SKIROC2A (right).

3.3 S/N ratio of ADC

The S/N ratio of the slow shaper with high gain is checked using the ADC distribution. We estimated the S/N ratio as the pedestal width fitted by a Gaussian function divided by the gain calculated as the difference between the response with 1 and 2 MIPs injection.




Figure 6. Gain, pedestal width, and S/N ratio of ADC measurements on SKIROC2 and SKIROC2A with the socket. Blue (red) points and numbers show the results and their average with SKIROC2 (SKIROC2A). Error bars show the fitted error of the Gaussian. Channels with failed measurements are eliminated.

Figure 6 shows the channel variation of gain, width and S/N ratio with both SKIROC2 and SKIROC2A with the socket. For SKIROC2, we scanned all 64 channels but it shows several channels could not give output because of problems with some socket connections. We do not see similar problems on the soldered board. For SKIROC2A we picked several channels. We see small differences on the gain (SKIROC2A gives higher), the pedestal width (SKIROC2 gives smaller) and the S/N ratio (SKIROC2 gives smaller), but the statistics is not enough. We should investigate whether this is a true difference of performance or just a statistical fluctuation or some issues related to connections or measurements.

The obtained S/N ratio is significantly worse than what we got previously with the soldered SKIROC2A (which was around 26), but the setup such as the injection pulse shape was different, so we are still investigating the difference.

3.4 TDC measurement

The TDC feature of SKIROC2A is tested for the first time. We used 5 MIP injection and provided the injection pulse synchronized to the bunch clock with a variable delay. By scanning the delay we can get the response of the TDC output with respect to the delay.




Figure 7. The mean (left) and the width (right) of the TDC distribution with SKIROC2A on the soldered testboard.

Figure 7 shows the central value and width of the TDC output when scanning the delay with the soldered testboard of SKIROC2A. It shows the voltage rising and the falling in the period of two bunch clocks (400 nsec). In the SKIROC2, the period of the voltage sweep is 200 nsec, with both the voltage rising and the falling included in a same bunch clock which causes ambiguity, but this was improved in the SKIROC2A by the separation of the rising and the falling part to different bunches. The inclinations of the rising part and the falling part of the voltage sweep should be similar to assure uniform timing resolution, but this is not realized in the SKIROC2A we measured as shown in the figure, where the voltage rising (red line) almost gives designed inclination while the voltage falling (blue and green lines) shows non-flat inclinations. The inclination depends on the condition of the board and the chip, so we need to calibrate the sweep structure to perform timing measurements. The typical timing resolution of the SKIROC2A can be estimated from the red area of the figure, which is 1.1 ± 0.1 nsec. The resolution is precise enough to separate slow neutrons coming from the beam line if a quasi-triangular voltage sweep can be realized. We also checked the timing resolution of SKIROC2 which is similar to SKIROC2A if we ignore the rising-falling ambiguity.

4 Summary and prospects

We measured the characteristics of SKIROC2 and SKIROC2A using testboards with a BGA socket and soldered chips with charge injection. The dynamic range of the local threshold control is 0.13 MIPs in SKIROC2A, which can be used to recover channels with higher noise. The signal-to-noise ratios of trigger have no significant difference, and those of ADC give a slightly better result in SKIROC2 than SKIROC2A in the measurements with a socket. We are investigating if the difference is coming from chips or from conditions of boards or environment. For the TDC, 1.1 nsec timing resolution is obtained with SKIROC2A if we can recover the appropriate sweep structure.

We plan to measure and check the performance of SKIROC2As with the socket board before soldering them to the ECAL prototype. For the next production we need to measure around 90 SKIROC2As, so automatic measurement will be necessary. We are preparing software to automatically perform S-curve scans and ADC noise measurements. After finishing the preparation, we will measure SKIROC2 and SKIROC2A more systematically to compare their performance in more detail. The system can be expanded for the quality control of the ILD ECAL production, for which we will need $O(10^6)$ chips.

Acknowledgments

This work is supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Cadence Design Systems, Inc. This work is supported by JSPS KAKENHI Grant Numbers JP23000002 and JP17H05407.

References

- [1] M.A. Thomson, *Particle flow calorimetry and the PandoraPFA algorithm*, *Nucl. Instrum. Meth. A* **611** (2009) 25 [[arXiv:0907.3577](#)].
- [2] V. Balagura et al., *SiW ECAL for future e^+e^- collider*, *2017 JINST* **12** C07013 [[arXiv:1705.10838](#)].
- [3] CALICE SiW-ECAL GROUP collaboration, T. Suehara, *Towards a technological prototype for a high-granularity electromagnetic calorimeter for future lepton colliders*, *J. Phys. Conf. Ser.* **928** (2017) 012039.
- [4] S. Callier, F. Dulucq, C. de La Taille, G. Martin-Chassard and N. Seguin-Moreau, *SKIROC2, front end chip designed to readout the Electromagnetic CALorimeter at the ILC*, *2011 JINST* **6** C12040.