Readout Electronics of Silicon PIN Diode Arrays for CEPC ECAL – A Preliminary Study on Prototype System

S. Ma,a, b S. Liu,a, b H. Liu,a, b Z. Fang, a, b C. Li, a, b C. Feng,a, b and Q. An,a, b

1. State Key Laboratory of Particle Detection and Electronics.  
   University of Science and Technology of China, No. 96, Jinzhai Road, Hefei, China.
2. Department of Modern Physics, University of Science and Technology of China.  
   No. 96, Jinzhai Road, Hefei, China.

*E-mail*: <liushb@ustc.edu.cn>

Abstract: A readout system, based on the SKIROC2 application-specific integrated circuit (ASIC), for silicon PIN diode array detectors, has been developed. The system, which is intended to explore the design concept of the Si-W electromagnetic calorimeter (ECAL) at the Circular Electron Positron Collider (CEPC), consists of three kinds of electronics modules: the Front-end Board (FEB) modules, the data-interface (DIF) modules and a data collection module (DCM). The FEB, which carries the SKIROC2 ASIC and the silicon PIN diode arrays (S5980 from HAMAMATSU), is in charge of particle detection and analog to digital signal conversion. The DIF is designed to control the FEB and transfer data to DCM via optical fiber. The DCM gathers data from all DIFs and transmits data to the computer through a gigabit ethernet interface. The equivalent noise levels of all the channels are below 0.4 fC, while most of them are below 0.2 fC. The dynamic range is up to +3000 fC with an integral non-liearity (INL) of 0.2 % and gain uniformity better than 5%. The X-rays from a radioactive source (241Am) and cosmic rays have been applied to assess the performence. The energy resolution with X-rays, at 59 keV, reaches up to 13.3 % (in RMS). The signal-to-noise ratio (SNR) is about 10.9 for minimum ionizing particle (MIP) signal, which satisfies the design requirements. The details of the readout system, together with preliminary results, are presented in this paper.

Keywords: ECAL; CEPC; Prototype; Silicon PIN diode; Readout system; Data-acquisition, Modular electronics; Front-end electronics.

Contents

1. Introduction 1

2. System implement 3

2.1 Architecture 3

2.2 ASIC 3

2.3 Front-end Board 4

2.4 Data Interface 5

2.5 Data Concentration Module 6

3. Characterization 7

3.1 Baseline and noise 7

3.2 Calibration 7

3.3 Trigger efficiency 8

3.4 X-ray test 9

3.5 Cosmic ray test 9

4. Conclusions 10

1. Introduction

The circular electron positron collider (CEPC) is a promising next-generation electron-positron collider [1] conceived to produce Higgs boson, whose separation depends on the success of the particle flow concept [2], and to make precise measurements of it. The CEPC calorimeters, such as electromagnetic calorimeter (ECAL) and hadron calorimeter (HCAL), are widely utilized for precise energy measurements of electrons, photons, taus leptons and hadronic jets. In order to obtain the high energy resolution, the particles inside the jets should be separated and the tracks should be assigned to calorimeter clusters one by one. The high granularity plays a critical role in the capability of particle separation and silicon-tungsten-based ECAL (Si-W ECAL) is considered as a promising candidate for this type of applications. There are experiments at other future electron positron colliders which have studied silicon-tungsten-based ECAL [3,4]. The CMS endcap calorimeter upgrade also used full granularity of the calorimeter to replace the old one [5].

According to the preliminary conceptual design report (Pre-CDR), the requirements towards the ECAL are an energy resolution of and an energy range up to 100 GeV [1].The Si-W ECAL is a sampling calorimeter with tungsten absorber and highly segmented readout layers which are made of pixelated silicon PIN diode arrays. According to the simulated predictions for CEPC [6] and test results of the CALICE ECAL physics prototype [7,8] for the international linear collider (ILC) [10], the Si-W ECAL for CEPC requires dozens of layers of silicon PIN diode pad arrays , where the size of each pad of silicon PIN should be about 1 × 1 cm2 or even smaller, which leads to a total number of tens of millions of electronic channels.



Figure . The cascading relationship of ECAL prototype.

We aimed to design a small prototype to study the principle and verify the key techniques of Si-W ECAL for CEPC. The cascading relationship outline of the prototype is shown in Figure 1. This prototype has dozens of layers with pixelated silicon PIN arrays and a readout system with multi-channels and scalable features. The readout channel of each silicon PIN pad should have enough signal-to-noise ratio (SNR) and energy range for at least 500 MIPs. To meet these requirements, the readout electronics are expected to have an equivalent noise level of better than 1 fC and a linear range up to at least +2000 fC, considering the equivalent charge of MIP is about 4 fC [8]. In addition, the high-level integration should be carried out with minimal power consumption. Different from linear collider, the CEPC is not able to work in the power-pulsed operation mode, which means the power consumption should be much lower than that of linear collider for thermal requirements (at least lower than 1 mW / channel).

To satisfy the requirements mentioned above, a multi-channel readout system is currently being developed to test the performance of silicon PIN diodes and pre-design the prototype for beam test. The system is based on the prior work performed within the CALICE collaboration, using their ASIC and referencing to the readout electronics architecture of the CALICE ECAL physics prototype and technical prototype [8,9]. But unlike the ILC detector, the CEPC detector will operate in continuous mode, which leads to new requirements for the ASIC. One of the two purpose of the system is to verify whether the basic performance of ASIC and silicon PIN cell, such as SNR and range, meets the requirements of the CEPC ECAL. The other purpose is to propose an architecture that is easy expand to a beam prototype. Details of the readout system and preliminary test results are presented below.

1. System implement
   1. Architecture



Figure . The architecture of the readout electronics system

At the first stage, a small system with several layers of silicon PIN array will be designed. The system is for basic performance test such as noise and calibration of single channel. The system should also have potential for expansion without changing the interface protocol. The architecture of the designed system is shown in Figure 2. It consists of three kinds of modules, the detector and ASIC module called front-end board module (FEB), the data interface module (DIF) and the data concentration module (DCM). The FEB receives and digitizes the signal from the detectors and supplies high voltage. It is configured by the DIF and drives data to the latter, which then are transferred to the DCM via optical fiber after packing process. Each DIF and FEB pair is responsible for a single layer. The DCM is in charge of sending commands to DIFs, collecting data from different DIFs, making compression and transferring data to a PC. In this study, a prototype based on the architecture mentioned above, with up to six layers of detector arrays, is implemented.

* 1. ASIC

The core of the FEB is the SKIROC2 (**S**ilicon **K**alorimeter **I**ntegrated **R**ead**O**ut **C**hip **2**) chip developed in the CALICE collaboration from France [11]. The SKIROC2 is an ASIC for the **I**nternational **L**arge **D**etector (ILD) [12] Si-W ECAL. Figure 3 presents the schematic illustration of SKIROC2, where 64 channels are integrated on one chip. Each channel is composed of a charge-sensitive amplifier (CSA), two slow shapers with different gains, one fast shaper with a discriminator, a time-to-digital convertor (TDC) for time measurement, three switched capacitor arrays (SCA) of 15 depth to store analog signal and an ADC to convert signal from analog to digital.




Figure . The schematic illustration of the analog part of the SKIROC2

The input signal passes through the CSA with the variable gain set by switchable feedback capacitance (Cf) array. The output of CSA is fed to the fast and slow shapers. By comparing fast shaper’s output with a threshold, the discriminator generates a trigger signal to hold the voltages at two slow shaper outputs, which are optimized for low-noise charge measurement, on the SCAs. The signals on the SCAs are read out and converted by a 12-bit Wilkinson ADC and a multiplexer, with a bunch ID tagged on a 10 MHz clock, then saved in the on-chip memory.

Benefited from the two different-gain slow shapers and the adjustable gain CSA, the SKIROC2 has a wide dynamic range, ensuring a linear response for 1–1500 MIP signals. The peak time is tuneable between 50 ns and 100 ns and the power consumption is about 6 mW per channel. Most of these features meet the requirements of the Si-W prototype. As a result, the SKIROC2 is chosen as readout chip of the system.

* 1. Front-end Board

In the current phase, the FEB accommodates one SKIROC2 chip to read 64 detector signals. The silicon PIN detector S5980 from HAMAMATSU, which has four outputs from the anode of the diode and one common cathode, is one of the ideal candidate detectors for the prototype [13]. The active area of one cell is 5 × 5 mm2 and the thickness of depletion layer is 460 µm. Moreover, its dark current and terminal capacitance meet the input requirements of SKIROC2. According to the Geant4 simulation results, the cosmic MIP signal of the S5980 is about 7.5 fC. The schematic illustration of detector, assembled with ASIC, is presented in Figure 4. To make the best use of SKIROC2 inputs, the detectors are assembled in form an 8 × 8 array, which implies that the total active area of detector is 1600 mm2. The S5980 claims a high-voltage of 13 V. Since output noise is very sensitive to the high voltage ripples, a well-designed low-dropout regulator (LDO, TPS7A4700) [14], from Texas Instruments company (TI), is employed with the low power supply ripple rejection of 82 dB and output noise rms of 4 µV. The SKIROC2’s input supplies a reference voltage about 1 V to ensure the correct working status of the detector.



Figure . A schematic illustration of connection of silicon PIN S5980

After acquisition and conversion phase, the signals from the silicon PIN diode array are converted, from analog to digital, by SKIROC2 and stored in memory on the chip, waiting to be readout. The SKIROC2 is controlled by a field-programmable gate array (FPGA) on the DIF. There are two kinds of control data bus, depending on the speed; fast control and slow control. The fast control buses, which work through low voltage differential signal (LVDS) pairs, are in charge of SKIROC2's clock, trigger and reset or validate the SCA. On the other hand, the slow control is in a daisy chain cascade and configures the 616-bit registers on the chips to store many configurations such as the feed-back capacitance Cf and the trigger mode. The DIF controls the ASIC on the FEB to readout memory data and transmit them to the DIF over open collector (OC) gate. Considering the OC gate and daisy chain cascade, it is very convenient to expand the FEB for more detectors and ASICs without changing the interface definition to the DIF. The DIF also supplies an initial voltage of 5 V to the FEB.

* 1. Data Interface



Figure . Picture of DIF

The digital photograph of the DIF is shown in Figure 5. The DIF consists of four main parts; FPGA, connector, power supply and interface.

The FPGA part is composed of an FPGA (ARTIX7, Xilinx) and a flash programmable read only memory (PROM, N25Q128). The function of the FPGA is to implement the required logic to control the FEB and to communicate with the DCM board or the PC directly. The logic diagram is presented in Figure 6. The acquisition module controls the ASIC to work in normal mode and get data saved in SKIROC2. The data transferred into the FPGA is stored in the first-in-first-out (FIFO) memory and transferred to the DCM or the PC. The trigger module is in charge of generating a trigger when working in calibration mode or external trigger mode, while normally the chip is self-triggered. The calibration module and S-curve module are used to control the ASIC during calibration or testing, which is discussed below. The optical module transmits data from the FIFO to the DCM and receives commands from the DCM via optical fiber. The transmission is based on the high-speed transceiver named GTP on FPGA. However, the USB module is used to communicate with the PC, when debugging a single DIF.



Figure . Block diagram of logic implemented in the FPGA

The communication with FEB is via two ERNI-154744 connectors [15]. All control and reply signals, as well as the initial power supply to the FEB, pass through these two connectors. The interface part is composed of a 1 Gbps bidirectional small form-factor pluggable (SFP) optical transceiver and a USB interface realized by a USB chip CY7C68013 and a Mini-USB port. The data transmission throughput is set at 10 Mbit/s to DCM or to PC. The supply part is implemented with a DC input (5 V) from outside and several LDO regulators (TPS74401, TI). From this DC supply rail, the analog power supplies are generated for the DIF.

* 1. Data Concentration Module



Figure . The digital photograph of DCM

The function of DCM board is to gather data from one or several DIFs via optical fibers and to transmit the received data to the PC server via a gigabit standard Ethernet network cable (RJ45). The current readout system is based on the DCM designed for the PandaX-III prototype TPC [16]. A picture of the DCM is shown in Figure 7. It contains an FPGA of the Zynq-7 type, a 4 Gbits DDR3 SDRAM for data buffering, a SFP for Ethernet transmission and six SFPs for optical fibers, which means one DCM serves six DIFs. The SFPs are implemented with FPGA-based gigabit transceiver named GTX to read DIF data and send commands to DIFs. This DCM has been used in the PandaX-III prototype readout system and showed sufficient data bandwidth and stable performance [17]. Since the data throughput from a single DIF to the DCM is 10 Mbit/s, while the transmission to PC is via a gigabit Ethernet cable, so one DCM has potential to support dozens of DIFs by increasing the number of SFPs, without changing the interface protocol.

1. Characterization

We have carried out a number of characterizations to assess the performance of the readout system. The results of baseline noise and calibration of SKIROC2, trigger efficiency, X-ray test and cosmic test are presented and discussed below.

* 1. Baseline and noise




Figure . The baseline and noise distribution of all 64 channels

In order to evaluate the noise level of the electronic system, the external trigger function of SKIROC2 was used to get the pedestal of the system without detectors. The DIF generated triggers in a fixed time interval (10 ms) to FEB, controlling the acquisition of the baseline. The time required by the SKIROC2 chip for conversion phase and readout phase is 4 ms. The chip held the baselines of all 64 channels and converted them to digital signal when triggered. Figure 8 shows the average of baselines and sigma of noise from all channels. It is worth noting that not all channels exhibited excellent baseline and noise results, but most channels demonstrated a noise level lower than 0.2 fC equivalent input charge. The maximum noise level was less than 0.4 fC. As mentioned earlier, the S5980’s MIP signal was about 7.5 fC and the obtained noise level satisfies the requirements.

* 1. Calibration




Figure . The linear fit results of two gain modes of SKIROC2

The calibration assessment was carried out to obtain the linearity and dynamic range of the SKIROC2 chip. By taking advantage of the SKIROC2’s 3 pF calibration capacitors on each channel, the self-calibration was conducted by the procedure mentioned below. A waveform generator with attenuator was used to generate step pulses with different amplitudes. When the step pulses were applied to the on-chip capacitor, a certain amount of charge, which covered the full range, was injected into every channel of SKIROC2 from the test pulse input for performance assessment. The SKIROC2 chip has many operation modes by tuning the Cf array. The measurement was carried out with the highest gain mode (Cf = 400 fF) and lowest gain mode (Cf = 6 pF). The gain uniformity between different channels was better than 5% and the typical linear curves of output ADC code versus input charge, of the two modes, are shown in Figure 9. Figure 9 shows that the linear range of the highest gain mode and the lowest gain mode were 50 fC and 3 pC, respectively. The Integral non-linearities (INL) of both modes reached up to 0.2%.

* 1. Trigger efficiency



Figure . The trigger efficiency for two channels as a function of threshold setting for an input charge of 1 MIP

The trigger efficiency was obtained from an “S-curve” as presented in Figure 10. The trigger threshold was set by two digital-to-analog conversion (DAC) settings; a global threshold with a 10-bit DAC and channel by channel adjustment with a 4-bit DAC. To measure the trigger efficiency, a fixed amount of charge was introduced from the test pulse input. If the fast shaper pulse exceeds the threshold, the SKIROC2 chip generates a trigger signal for counting. The S-curve was obtained by varying the trigger threshold 10-bit DAC and recording the efficiency at each DAC code. The curve was fitted by a complementary error function, the centre value corresponds to the charge threshold and the sigma parameter represents the noise-induced width. The results of the curve is closed to the previous work finished by T. Suehara [18]. The 4-bit DAC adjustment for every channel should help to get a better threshold uniformity, but this function did not work properly in SKIROC2 due to a detected bug, which has been fixed in a newer version of SKIROC2a.

* 1. X-ray test



Figure . The spectrum of X-ray of 241Am

The joint test with an X-ray source of 241Am was carried out. A bias voltage of 13 V was applied, as the high voltage, on the silicon PIN detectors S5980. The output signals were directly sent to SKIROC2, which was set to work in the highest gain mode. In Figure 11, the spectrum of 59 keV X-ray is shown. It can be observed that the shape is not standard Gaussian. This is because there is a certain chance that the photon has photoelectric effect before the depletion layer and losses some energy. According to the calibration results, the equivalent input charge was 2.89 fC and resolution was 13.3% (in RMS). Considering the fact that the energy of X-ray photons was 59 keV and the charge of 2.89 fC indicated 18109 electron-hole pairs, the ionization energy of silicon PIN diode was 3.25 eV. It was lower than the theoretical value of 3.6 eV, which seems reasonable when the Fano factor is considered. This test shows that the system had enough resolution to identify small signals such as X-rays and MIP.

* 1. Cosmic ray test




Figure . The pedestal and MIP distribution for one channel. The feedback capacitance is 0.4 pF

A simple cosmic ray test with one layer silicon PIN array was carried out. The 64 silicon PIN detectors of S5980 were installed to get cosmic muons. Figure 12 shows the first result obtained with this system. The shown two pulse distribution were from a single channel. The SKIROC2’s trigger threshold was set at 0.5 MIP (with about 5 σ separation of the noise) to get signal from cosmic ray. In addition, there was a random external trigger to get the pedestal noise. Since there was no coincidence to filter the cosmic ray, the input angle had a wide distribution from 0° to 90°. The spectrum of cosmic ray was Landau fitted and the pedestal was Gaussian fitted. The results of the fits show that the most probable value (MPV) of cosmic muon’s equivalent input charge was 7.24 fC and the SNR was 10.9. The SNR is close to the test result of CALICE ECAL physics prototype [8] and satisfies the requirement of the current phase, but considering the linear range of 3000 fC, the system didn’t meet the required demand of 500 MIPs. This can be improved further by applying silicon PIN diodes with thinner depletion layer.

1. Conclusions

In this paper, a prototype architecture of readout electronics based on the SKIROC2 for silicon PIN detectors has been presented. It consisted of FEB, DIF and DCM modules. The system was intended to verify if the basic performance of ASIC and silicon PIN cell meets the requirements of Si-W ECAL for CEPC, as well as to explore the design concept of the beam prototype. Since the interface protocol for each module has been settled, it is easy to expand to a beam prototype by replacing FEB and DCM with more silicon PIN cells, ASICs and optical transceivers. The performance assessment of the system with one single layer is discussed in detail. Although the operating mode and power consumption of SKIROC2 did not meet the CEPC requirements, the joint tests with X-ray and cosmic ray showed encouraging results of resolution. This study provides the basis for the implementation of a system with six layers of silicon PIN array and tungsten absorber. In future, it will upgrade to a beam prototype with dozens of layers of silicon PIN diode pad arrays for beam test. After beam test, specific requirements for new ASICs and silicon PIN diode will be put forward according to the results.

Acknowledgments

The authors would like to thank Mr. Stephane Callier from CALICE collaboration for his help in our system design progress. We also appreciate the discussion during the design with Mr. Yunlong Zhang from University of Science and Technology of China.

This work was supported by National Natural Science Foundation of China (Grant No. 11635007).

References

1. CEPC-SPPC Study Group, CEPC-SPPC preliminary conceptual design report: Physics and detector, Tech. Rep. IHEP-CEPC-DR-2015-01, IHEP-TH-2015-01, IHEP-EP-2015-01, 2015.
2. M.A. Thomson, Particle Flow Calorimetry and the PandoraPFA Algorithm, Nucl. Instrum. Meth. A 611 (2009) 25 [arXiv:0907.3577].
3. T. Behnke et al., The International Linear Collider Technical Design Report - Volume 4: Detectors, [arXiv:1306.6329].
4. L. Linssen, A. Miyamoto, M. Stanitzki and H. Weerts (eds), Physics and Detectors at CLIC: CLIC Conceptual Design Report, <http://cds.cern.ch/record/1425915CERN-2012-003>.
5. CMS collaboration. Projected Performance of an Upgraded CMS Detector at the LHC and HL-LHC: Contribution to the Snowmass Process, [arXiv:1307.7135].
6. H. Zhao et al., PFA Oriented ECAL Optimization for the CEPC, arXiv preprint (2017) [arXiv: 1712.09625].
7. CALICE collaboration, Response of the CALICE Si-W ECAL Physics Prototype to electrons, J. Phys. Conf. Ser. 160(2009) 012065 [arXiv: 0811.2354].
8. CALICE collaboration, J. Repond et al., Design and Electronics Commissioning of the Physics Prototype of a Si-W Electromagnetic Calorimeter for the International Linear Collider, 2008 JINST 3 P08001 [arXiv:0805.4833].
9. Amjad M S et al., Beam test performance of the SKIROC2 ASIC, Nucl. Instrum. Meth. A 778 (2015) 78.
10. T. Behnke et al. (ed.), Reference Design Report “Volume 4: Detectors” (2007), available at http://lcdev.kek.jp/RDR.
11. S. Callier, F. Dulucq, C. de La Taille, G. Martin-Chassard and N. Seguin-Moreau, SKIROC2, front end chip designed to readout the Electromagnetic CALorimeter at the ILC, 2011 JINST 6 C12040.
12. H. Baer et al., The International Linear Collider Technical Design Report. Volume 2: Physics, [arXiv:1306.6352].
13. <http://www.hamamatsu.com/resources/pdf/ssd/si_pd_kspd0001e.pdf>
14. <http://www.ti.com/lit/ds/symlink/tps7a47.pdf>
15. http://www.erni.com/cn/produkte/show/product/154744/
16. X. Chen et al., PandaX-III: Searching for Neutrinoless Double Beta Decay with High-Pressure 136Xe Gas Time Projection Chambers, Sci. China Phys. Mech. Astron. 60 (2017) 061011.
17. C. Li et al., Design of the FPGA-based gigabit serial link for PandaX-III prototype TPC, Radiation Detection Technology and Methods, 1 (2017) 25.
18. T. Suehara et al., Performance study of SKIROC2/A ASIC for ILD Si-W ECAL, 2018 JINST 13(03) C03015