# A Fully Fledged TDC Implemented in Field-Programmable Gate Arrays

Jinhong Wang, Shubin Liu, Qi Shen, Hao Li, and Qi An

Abstract—The motivation of this paper is to implement a fully fledged time-to-digital converter (TDC) in a field-programmable gate array from Xilinx Virtex 4 family with self-test and temperature variation compensation features. The TDC resolution is temperature and supply voltage dependent which, to a large part, is compensated. A self-test procedure, which covers a temperature range of 30  $^{\circ}\mathrm{C}$  to 60  $^{\circ}\mathrm{C}$  is used to determine the compensation constants. After compensation and integral nonlinearity (INL) calibration, the TDC presents a timing resolution of 25 ps RMS or 50 ps per LSB. A total of 9 channels TDCs are implemented in a single FPGA.

*Index Terms*—Compensation, field-programmable gate arrays (FPGAs), time measurement, time-to-digital converter.

### I. INTRODUCTION

ASED on the principle of time interpolation, various time-to-digital-converter designs have been implemented in field-programmable gate arrays (FPGAs) [1]–[10], using the basic or auxiliary resources of the FPGA. It is a good choice to implement TDC in an FPGA due to its low cost, fast development cycle, and flexibility of reconfiguration. Previous research on TDCs in an FPGA has been carried out in our laboratory, using the dedicated carry-lines to perform time interpolation and obtaining a timing resolution of 50 ps root mean square (RMS) [9].

This paper describes a fully fledged TDC implemented in a single Xilinx FPGA. Some techniques for Self-Test and temperature variation compensation are introduced. This paper is organized as follows. In Section II, we first explain the methodology used to optimize the performance of the TDC. Then we cover the techniques of automatic placement of cells in a delay chain and Self-Test mode of the TDC, as well as the method for temperature compensation. In Section III, bench-top test results are shown and the corresponding discussion is given in Section IV. Finally, in Section V, we conclude this paper and summarize what has been achieved.

Manuscript received May 21, 2009; revised August 24, 2009, November 20, 2009. Current version published April 14, 2010. This work was supported in part by the Knowledge Innovation Program of the Chinese Academy of Sciences (KJCX2-YW-N27) and in part by the National Natural Science Foundation of China (No. 10405023).

The authors are with the Department of Modern Physics, University of Science and Technology of China and the Key Laboratory of Technologies of Particle Detection and Electronics, Chinese Academy of Sciences, Hefei, Anhui 230026, China (e-mail: wangjinh@mail.ustc.edu.cn; liushb@ustc.edu.cn; shenqi@mail.ustc.edu.cn; lihao01@mail.ustc.edu.cn; anqi@ustc.edu.cn).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TNS.2009.2037958




Fig. 1. Block diagram of the time-to-digital converter implemented in a single FPGA device.

#### II. METHODOLOGY

# A. Placement of Delay Cells of TDC

The TDC is based on a counter and an interpolator method. A simplified block diagram is shown in Fig. 1, in which two crucial parts, the time delay chain (Fine Time measurements) and the coarse time counter are shown. The n-element delay cells (Delay) perform a tapped delay line time interpolation. The total delay of the n-element cells must cover the fine time measurement range (i.e., the clock cycle of the system clock CLK (T<sub>CLK</sub>)). CLK samples the state of delay cells when a hit arrives. By determining in which sample the rising edge of input signal comes out of a delay cell, the arrival time of the input signal can be deduced with a resolution equal to the tap delay. The bin width of these subdivisions is about  $T_{\rm CLK}/n$ . The system clock drives coarse counters to track the number of multiplied clock periods elapsed since the TDC was enabled. Since the hit signal (Hit) is asynchronous to CLK, the coarse counter may be in the middle of changing its value when the hit arrives. To circumvent this problem, two coarse counter values, half a clock cycle out of phase, are sampled when the hit arrives. One of the two counter values will be selected as the correct coarse time according to the fine time measurement from the delay line. The detailed description on the construction of




Fig. 2. Logic element arrangement in a CLB and the floor layout of the delay chain, where (a) shows a simplified diagram of the logic elements in the CLB and (b) is a part of the floor layout for the delay chain.

TDC is given in [9]; this section focuses on the method applied to optimize the placement of cells in the delay chain.

The block diagram of a configurable logic block (CLB) of a Xilinx Virtex 4 device is shown in Fig. 2(a) [11]. The carry-in line, as shown from CIN to COUT, is utilized as the basic delay cell and connected consecutively to the adjacent ones in the same column to form a time delay line.

It is essential that the delay cells form a uniform time-delay. Manual routing can, of course, achieve equal delay up to a certain point, but the placement work will be very time consuming. The method applied here is to insert a series of library primitives and placement constraints in the design [12], [13]. Using library primitives guarantee that each delay cell is mapped to a well defined CLB with an identified entry and exit point. The placements constraints, called LOC and RLOC, are then applied by the place and route software to obtain an adequate time delay chain. The LOC constraint locates the first delay cell to a specific position, such as SLICE\_X<sub>m</sub>Y<sub>n</sub>, while RLOC keeps on placing all the other cells of the delay chain in a pre-assigned sequence. For example, when LOC locates the first delay cell at SLICE\_X<sub>65</sub>Y<sub>100</sub>, RLOC can keep on placing adjacent ones in the column SLICE\_X<sub>65</sub> one by one. The delay cell in each CLB is identical and, thus, the time delay will be very uniform. Fig. 2(b) shows a part of the floor layout of the delay chain implemented in a Xilinx XC4VFX60FFG1152I device.

# B. Self-Test Mode

Statistical methods based on a large number of measurements [14], [15] were used to estimate the cell delay at different temperatures and to execute the Self-Test mode. Test signals can be obtained from an external signal source or generated by a digital




Fig. 3. Statistical analysis of the TDC bins.

clock manager (DCM) block inside the FPGA. In both cases, the test signals have no correlation to the system clock.

The self-test mode is used to estimate the speed of the delay chain for the current temperature and power supply voltage. The principle of this method is to distribute a signal uncorrelated to the system clock uniformly within the assumed measurement range of the delay chain  $(T_{\rm CLK})$ . Test signals are considered to have identical distribution probability over these taps, thus, by averaging active segment (n) obtained from thousands of test results, the propagation delay of each cell or the bin size can be calculated by  $T_{\rm CLK}/n$ . Here, n may have a fractional part since  $T_{\rm CLK}$  is not always a multiple integer number of the unit tap delay. n can be expressed as follows:

$$n = N + \frac{C_N}{C_{\text{mean}}}. (1)$$

In (1), N represents the maximum number of active segments and  $C_{\rm mean}$  is the averaged count number per tap of the prior  $0 \sim (N-1)$  taps. The last tap N causes the fractional part of n, and  $C_N$  is the corresponding counts at tap N.

Tests were performed at a temperature of 38 °C with the internal supply voltage ( $V_{\rm CCINT}$ ) of FPGA set to 1.2 V. The statistical analysis results of the active segments for more than 200 000 trials are shown in Fig. 3. In Fig. 3, the counts of the last bin (bin 194) is 169, whereas the mean of the bins 0–193 is 618, thus n is equal to 194.3 according to (1), which is the equivalent total taps actually used. Therefore, the real tap delay (LSB) is 51.5 ps ( $T_{\rm CLK}=10$  ns).

### C. Temperature Variation Compensation

Since the temperature of the FPGA influences the cell propagation delay from CIN to COUT, tests were performed with the aid of the self-test mode with the ambient temperature being changed from 28 °C to 60 °C. This corresponds to a temperature inside the FPGA of 31 °C to 63 °C. The temperature inside the FPGA was measured with a dedicated device (MAX6627) directly connected to the temperature sensing diode embedded in the FPGA [11], [16]. Part of the results is shown in Fig. 4. From the results in Fig. 4, we observe that cell delays vary almost linearly versus temperature. An experimental law can be established to estimate the LSB dependence on temperature, as in

LSB = 
$$51 \text{ ps} + 0.047 \text{ ps/}^{\circ}\text{C} \times (T - 31^{\circ}\text{C}).$$
 (2)




Fig. 4. Drift of LSB from 31 °C to 63 °C is illustrated.

For a temperature change inside the FPGA of 31 °C to 61 °C, the LSB increases from 51 ps to 52.6 ps. The LSB of the TDC increases by about 0.047 ps/°C. The temperature compensation mechanism is needed to determine the exact tap delay at the given operating temperature.

#### III. TEST RESULTS

An evaluation board with readout via the universal serial bus (USB) was designed to test the performance of the TDC and to verify the effectiveness of the methodology applied. We chose Xilinx Virtex 4 XC4VFX60FFG1152I for the implementation.

Characterization of the differential and integral nonlinearities was performed using the statistical code density test [14]. Measurements of cable delays were used to evaluate the overall precision [2], [17]. The tap delay of the delay chain or the LSB can be obtained from the self-test mode for a given temperature and the temperature variation of the LSB can be derived from (2) for compensation.

The coarse time counters work circularly at the system clock. To get the coarse time, the counter value is sampled at the moment when a hit arrives. The coarse counter value is a relative value, rather than an absolute one. Furthermore, the stability of the driven clock of the coarse counter can reach  $\pm 0.5$  ppm in the dynamic range. Therefore, the tests are focused on the fine time measurements.

## A. Characterization of Nonlinearity

Typical results from the characterization of the differential and integral non-linearity are shown in Fig. 5(a), and (b), respectively. The obtained differential nonlinearity (DNL) is within -0.4/+0.6 LSB except for one bin (bin 56), which is about 1.4 LSB. The obtained integral nonlinearity (INL) is in the range -1.3/+1.7 LSB.

The nonlinearity is mainly caused by the architecture of Xilinx FPGA. The different clock distribution delays and the unequal bin widths in the delay chain contribute to most of the nonlinearity [9], but the very large value of DNL, such as DNL




Fig. 5. Performance of the fine time measurement of the TDC, where (a) is the differential nonlinearity and (b) is the integral nonlinearity.

at bin 56 in Fig. 5(a), is attributed to the ultra wide cell of the delay chain of the TDC. The ultra large bin can be seen from the distribution of the TDC bins, as shown in Fig. 3. In Fig. 3, bin 56 exhibits a much larger hit count compared to other bins.

The integral nonlinearity here is systematic and inherent to the architecture of the FPGA being used. We can partly compensate the deviations and perform calibration (INL calibration) to obtain a higher precision in the time measurements [17], [18]. In our design, INL data are stored in a look-up table (LUT) in the FPGA, as an array of correcting vectors. The correcting mechanism implemented in the FPGA can perform INL error correction automatically.

# B. Overall Performance of Time Measurement

The resolution of TDC, which is the most important parameter for a time measuring system, is usually reported as a single-shot precision (i.e., the standard deviation of the distribution of the time measurement results around the mean value when a single time interval is repeatedly measured for the statistical analysis). We used the measurement of the delay introduced by a cable of a given length to evaluate the overall precision. A Hit signal from a pulse generator, which is free running with respect to the TDC clock, is connected to two TDC channels with a fixed cable delay between the channels. The delay varies from 0 ns to 10 ns with about 1 ns per step to cover the whole measurement range of the delay chain, which is the fine time measurement range or the TDC system clock period (10 ns). Tests were performed for all the nine channels, and typical results are shown




Fig. 6. Dependence of the timing resolution in RMS on the cable delay within the whole fine time measurement range from 0–10 ns, with and without INL calibration, respectively, is illustrated.

in Fig. 6. The RMS timing measurements of a single channel remain below 20 ps throughout the fine time measurement range after INL calibration and temperature compensation. The tests mentioned above were performed at an internal FPGA temperature of 36  $^{\circ}\mathrm{C}$  and with a nominal supply voltage  $V_{\mathrm{CCINT}}$  of 1.2 V.

# C. Effectiveness of Temperature Compensation Strategy

A constant cable delay of about 5 ns was measured at different temperatures and the RMS timing measurements was calculated to verify the effectiveness of the temperature compensation scheme. The results at the temperature of  $61^{\circ}$ C are shown in Fig. 7(a) and (b), with and without compensation, respectively. For the case with compensation, the appropriate cell delay (LSB = 52.6 ps) at  $61^{\circ}$ C is used. Whereas for the case without compensation, the LSB at  $31^{\circ}$ C (51 ps) is used instead. The compensation results in lowering the maximum value of the random error from 102 ps to 20 ps in this case. The tests mentioned here were performed with the nominal voltage supply and the results in Fig. 7(a) and (b) include the effect of the related INL calibration.

## IV. DISCUSSION

# A. Minimum Number of the Delay Cells Required

In our TDC design, the total delay time of all active carry lines is equal to one clock period  $(T_{\rm CLK}).$  The self-test mode gives the actual tap delay (LSB) and, thus, the minimum number of delay cells can be easily calculated by  $T_{\rm CLK}/{\rm LSB}.$  However, the delay time of cells in the delay chain is dependent on temperature. It varies with the temperature of the FPGA; thus, the minimum number of the delay cells changes (we assume  $T_{\rm CLK}$  is a constant value). In Fig. 4,  $T_{\rm CLK}=10$  ns, as the temperature of FPGA falls from 61 °C to 31 °C, the LSB decreases from 52.6 ps to 51 ps, the corresponding number of active delay cells used increases from 190 to 196. From this point of view, extra bins should be added to the number of  $T_{\rm CLK}/{\rm LSB}$  in the worst case.




Fig. 7. Statistical spread of the cable delay measurements at 61  $^{\circ}$ C, showing a significant reduction of RMS after the correction of the LSB variation. (a) With LSB variation correction and (b) without LSB variation correction.

A higher rate of system clock can reduce the total number of delay cells required. The reduction of the length of the delay chain can lower the distribution of clock delays and the overall non-uniformity of the delay chain [9], [11]. However, it increases the difficulty in system design.

In the evaluation board, the TDC works at 100 MHz and the LSB is around 50 ps. The total number of delay cells finally chosen was 210.

# B. Voltage Dependency of LSB

The LSB of the TDC changes not only with the temperature, but also with the internal supply voltage. Self-Test mode can give the effective bin size (LSB) at different voltages and, thus, it is necessary to perform voltage compensation.

In our evaluation board, we changed the internal power supply of the FPGA ( $V_{\rm CCINT}$ ) from 1.2 V to 1.0 V at a temperature of 28 °C. The self-test was performed and the results indicate that the LSB varies from 50.8 ps to 76.8 ps.

Actually, the LSB given by the self-test mode depends on the temperature and the supply voltage. The compensation for temperature and power supply variations is essential to improve the TDC timing performance (RMS and LSB).

# C. Dead Time

The dead time of the TDC can be reduced to one cycle of the system clock by using pipeline techniques. The dead time of the

TDC on our evaluation board is 10 ns. TDCs with short dead time can be implemented to meet the various needs of multi-hit situations.

## D. Trigger Matching

In high accuracy timing measurement applications, where rare events are searched in a dominating background, a high interaction rate is needed to achieve adequate sensitivity in a reasonable amount of observation time. Trigger matching can be performed to reject background noise data that may not be of interest to the experiment and to maximize the use of the DAQ data bandwidth.

In our TDC design, we integrated trigger matching utilizing content-addressable memory (CAM) embedded in the FPGA. Generally, a programmable trigger latency up to 2.3 ms and a maximal matching window of about 640 ns are achieved.

## V. CONCLUSION

A 9-channel fully fledged TDC is implemented on a Xilinx XC4VFX60FFG1152I device. Some techniques were developed for the automatic placement of the delay cells and a method for the compensation of temperature variations is also applied. The LSB of each TDC channel is about 50 ps and the standard deviation of time measurement is below 25 ps after temperature variation compensation and INL calibration.

#### ACKNOWLEDGMENT

The authors would like to thank J. Wu of the Fermi National Accelerate Laboratory, F. Tang of the University of Chicago, and Y. Wang of the University of Science and Technology of China for helpful discussions regarding this paper.

# REFERENCES

 J. Kalisz, R. Szplet, and A. Poniecki, "Field programmable gate array based time-to-digital converter with 200-ps resolution," *IEEE Trans. Instrum. Meas.*, vol. 46, no. 1, pp. 51–55, Feb. 1997.

- [2] R. Szplet, J. Kalisz, and R. Szymanowski, "Interpolating time counter with 100 ps resolution on a single FPGA device," *IEEE Trans. Instrum. Meas.*, vol. 49, no. 4, pp. 879–883, Aug. 2000.
- [3] M. S. Andaloussi, M. Boukadoum, and E.-M. Aboulhamid, "A novel time-to-digital converter with 150 ps time resolution and 2.5 ns pulse-pair resolution," in *Proc. 14th Int. Conf. Microelectron.*, 2002, pp. 123–126.
- [4] M. D. Fries and J. J. Williams, "High-precision TDC in an FPGA using a 192-MHz quadrature clock," in *Proc. IEEE Conf. Rec. NSS.*, 2002, vol. 1, pp. 580–584.
- [5] J. Wu, Z. Shi, and I. Y. Wang, "Firmware-only implementation of time-to-digital converter in field programmable gate array," in *Proc. IEEE Conf. Rec. NSS.*, 2003, vol. 1, pp. 177–181.
- [6] M. Zielinski, D. Chaberski, M. Kowalski, R. Frankowski, and S. Grzelak, "High-resolution time-interval measuring system implemented in single FPGA device," *Measurement*, vol. 35, pp. 311–317, 2004.
- [7] D. K. Xie, Q. C. Zhang, G. S. Qi, and D. Y. Xu, "Cascading delay line time-to-digital converter with 75 ps resolution and a reduced number of delay cells," *Rev. Sci. Instrum.*, vol. 76, no. 014701, 2005.
- [8] R. Szymanowski and J. Kalisz, "Field programmable gate array time counter with two-stage interpolation," Rev. Sci. Instrum., vol. 76, no. 045104, 2005.
- [9] J. Song, Q. An, and S. Liu, "A high resolution time-to-digital-converter implemented in field-programmable-gate-arrays," *IEEE Trans. Nucl.* Sci., vol. 53, no. 1, pp. 236–241, Feb. 2006.
- [10] J. Wu and Z. Shi, "The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay," in *Proc. IEEE Nuclear Science Symp. Conf. Rec.*, 2008, pp. 3440–3446.
- [11] Virtex-4 FPGA User Guide, UG070 (V2.5), Jun. 17, 2008, Xilinx Inc.
- [12] Virtex-4 Libraries Guide for HDL Designs, 8.1i, 2005, Xilinx, Inc.
- [13] Constraints Guide, 9.1i, 2007, Xilinx Inc.
- [14] J. Doernberg, H.-S. Lee, and D. A. Hodges, "Full-speed testing of A/D converters," *IEEE J. Solid-State Circuits*, vol. SSC-19, no. 6, pp. 820–827, Dec. 1984.
- [15] M. Mota, "Design and characterization of CMOS high-resolution time-to-digital converters," Ph.D. dissertation, Dept. Elect. Eng. Comput., Tech. Univ. Lisbon, Lisbon, Portugal, Oct. 2000.
- [16] MAX6627/MAX6628 Data Sheet, Rev. 4, Aug. 2008, Maxim Integrated Products. Inc.
- [17] J. Christiansen, "High performance time-to-digital converter (version 2.2)," CERN Digital Microelectronics Group, Mar. 2004, CERN.
- [18] J. Kalisz, "Review of methods for time interval measurements with picosecond resolution," *Metrologis*, vol. 41, pp. 17–32, 2004.