DETECTORS, RELATED ELECTRONICS AND EXPERIMENTAL METHODS

Design of the readout electronics for the DAMPE Silicon Tracker detector

To cite this article: Fei Zhang et al 2016 Chinese Phys. C 40 116101

View the article online for updates and enhancements.

Related content

- A prototype silicon detector system for space cosmic-ray charge measurement Zhang Fei, Fan Rui-Rui, Peng Wen-Xi et al
- Onboard calibration circuit for the DAMPE BGO calorimeter front-end electronics De-Liang Zhang, Chang-Qing Feng, Jun-Bin Zhang et al.
- A prototype scalable readout system for micro-pattern gas detectors
 Qi-Bin Zheng, Shu-Bin Liu, Jing Tian et al.

Recent citations

- Internal alignment and position resolution of the silicon tracker of DAMPE determined with orbit data
 A. Tykhonov et al
- Charge reconstruction of the DAMPE Silicon–Tungsten Tracker: A preliminary study with ion beams Rui Qiao et al
- <u>Development of a 32-channel ASIC for an X-ray APD detector onboard the ISS Makoto Arimoto et al</u>

Design of the readout electronics for the DAMPE Silicon Tracker detector

Fei Zhang(张飞)¹ Wen-Xi Peng(彭文溪)¹ Ke Gong(龚轲)¹ Di Wu(吴帝)¹ Yi-Fan Dong(董亦凡)¹ Rui Qiao(乔锐)¹ Rui-Rui Fan(樊瑞睿)¹ Jin-Zhou Wang(汪锦州)¹ Huan-Yu Wang(王焕玉)¹ Xin Wu² Daniel La Marra² Philipp Azzarello² Valentina Gallo² Giovanni Ambrosi³ Andrea Nardinocchi^{3,4}

¹ Institute of High Energy Physics, Chinese Academy of Sciences, Beijing 100049, China
² Département de Physique Nucléaire et Corpusculaire, University of Geneva, Geneva 1211, Switzerland
³ Istituto Nazionale di Fisica Nucleare Sezione di Perugia, Perugia 06100, Italy
⁴ Universitaà di Perugia, Perugia 06100, Italy

Abstract: The Silicon Tracker (STK) is one of the detectors of the DAMPE satellite used to measure the incidence direction of high energy cosmic rays. It consists of 6 X-Y double layers of silicon micro-strip detectors with 73728 readout channels. It is a great challenge to read out the channels and process the huge volume of data in the harsh environment of space. 1152 Application Specific Integrated Circuits (ASIC) and 384 ADCs are used to read out the detector channels. 192 Tracker Front-end Hybrid (TFH) modules and 8 identical Tracker Readout Board (TRB) modules are designed to control and digitalize the front signals. In this paper, the design of the readout electronics for the STK and its performance are presented in detail.

Keywords: DAMPE, readout electronics, silicon strip detector, VA140

PACS: 07.05.Hd **DOI:** 10.1088/1674-1137/40/11/116101

1 Introduction

The Dark Matter Particle Explorer (DAMPE), which was launched into a 500 km orbit on 17 December 2015, is a space science mission of the Chinese Academy of Sciences. Its main scientific objective is to detect 5 GeV–10 TeV electrons and photons in order to identify possible signatures of Dark Matter (DM). It will also measure the flux of nuclei up to 500 TeV, which will bring new insights into the origin and propagation of high energy cosmic rays. As illustrated in Fig. 1, from top to

PSD STK BGO NUD

Fig. 1. (color online) Architecture of the DAMPE payload.

bottom, the DAMPE payload consists of four subdetectors: a Plastic Scintillation Detector (PSD), a Silicon TracKer detector (STK), a BGO Calorimeter (BGO) and a Neutron Detector [1].

The STK detector was developed by an international collaboration composed of groups from the Institute of High Energy Physics (China), University of Geneva (Switzerland), and INFN (Italy). It was designed to measure the charge of the nuclei cosmic rays, the charged particle tracks, and the photon direction. In order to achieve these goals, 6 double X-Y orthogonal layers of high spatial resolution silicon micro-strip detectors and internal tungsten plates to convert incoming photons into electron/positron pairs are used in the STK. As shown in Fig. 2, each tracking layer is made of 16 ladders each



Fig. 2. (color online) Photograph of STK detector layers before TRBs mounted.

Received 15 April 2016, Revised 1 June 2016

^{©2016} Chinese Physical Society and the Institute of High Energy Physics of the Chinese Academy of Sciences and the Institute of Modern Physics of the Chinese Academy of Sciences and IOP Publishing Ltd

formed of 4 single-sided AC-coupled silicon micro-strip detectors (320 μm thick and 121 μm pitch) to give a total of 192 ladders [2]. There are 384 readout channels per ladder giving a total of 73728 channels for the full STK. Due to the need for long term reliability in space, as well as the strict power supply and limited bandwidth of the satellite, it is a great challenge to read out all of the STK channels and process the huge volume of data on-board.

2 Requirements for readout electronics of STK

According to physics simulations, the peak charge of the Minimum Ionizing Particles (MIPs) in a $300\mu m$ silicon detector is 3.5 fC. The RMS noise of the readout electronics is required to be no more than 0.3 fC per silicon strip channel so that the STK can get a good resolution for the cosmic MIPs. In order to maximize the detecting efficiency on-board the dead time after every event trigger is required to be less than 3 milliseconds.

More than 600 GB raw data without data compression will be generated per day by the STK at the mean 50 Hz event trigger rate of the in-orbit DAMPE. The volume of the STK scientific data output is limited to less than 8 GB per day because of the limited downlink capability. Therefore an on-board data compression technique is strongly required.

The restrictive power budget for the STK is also put forward to the readout electronics because of the limited resources of the satellite. The STK power consumption is limited to less than 90 W. In order to reduce the power consumption, many industrial grade electronic components with low power dissipation, high integration level and good performance were chosen for the readout electronics.

3 Readout electronics design

3.1 Overview of the readout electronics

The readout electronics for the STK sub-detector consists of 192 Tracker Front-end Hybrid (TFH) modules and 8 identical Tracker Readout Board (TRB) modules. As shown in Fig. 3, every TRB connects 24 TFHs with a total of 9216 silicon strip channels. The public Payload Data Handling Unit (PDHU) receives all the hit signals of a random cosmic particle from the BGO sub-detector and generates a global trigger signal for all sub-detectors of the DAMPE [3]. Eight TRBs are powered by the public DC/DC modules and work in parallel under the control of the public PDHU. The housekeeping and scientific data of the TRBs are also transferred to the PDHU through the RS422 and LVDS datalinks, respectively.

The +X1 location TRB module is placed as illus-

trated in Fig. 4. The 24 TFHs in the 6 X-view layers are connected to the TRB_+X1 by their respective flexible hybrid cables. Other TRBs are also mounted like this in other 7 locations around the STK detector array.




Fig. 3. (color online) Architecture of the readout electronics for STK.




Fig. 4. (color online) X-view detector arrangement and connection for +X1 TRB.

Figure 5 shows the side view of the STK after two TRBs were mounted in the framework of the +X side.



Fig. 5. (color online) Side view of the +X TRBs mounted on the STK framework.

3.2 TFH design

The TFH is a kind of hybrid electronics board where a silicon strip ladder and its front readout electronics are placed. The Application Specific Integrated Circuit (ASIC) VA140 was chosen to measure the charge when a cosmic particle hits the silicon strips. VA140 is a 64-channel, low noise, low power consumption (0.29) mW/channel) and high dynamic range (+/-200 fC)charge sensitive preamplifier-shaper ASIC designed by IDEAS Inc. (Norway) [4]. Our previous work about the prototype for cosmic-ray charge measurement based on VA140 connecting to the Si-PIN detectors was presented in Ref. [5]. For the DAMPE STK, 384 readout channels in every ladder are read out by six VA140 chips. The Chip-On-Board (COB) process and wire bonding technique were used to mount the ladder and bare VA140 chips to the TFH boards

As illustrated in Fig. 6, the 6 VA140 chips in every TFH are divided into two groups. The three VA140 chips in every group are cascaded and share the driver sig-

nals and output amplifier circuits. Two mutual backup digital thermometers DS18S20Z are also used in every TFH to monitor the temperature. The power source VSS/VDD for the readout electronics and HV bias (80 V) for the silicon strip ladder in the TFH are supplied by its connected TRB.

3.3 TRB design

Eight identical TRB modules were mounted around the silicon detector array. They are responsible for the detector readout and data process for their front connected TFHs. Each TRB module consists of 3 electronics boards: power board, control board and SADC board. The block diagram of the TRB module is illustrated in Fig. 7. Two FPGAs (called the Master FPGA and Slave FPGA, respectively) work together to control the data acquisition and communication. A SRAM (M65609E) is used to buffer the scientific data of every trigger and an EEPROM (EE1M08VS1192) is used to store the threshold parameters of each channel for data compression.




Fig. 6. Block diagram of a TFH.




Fig. 7. Block diagram of TRB module.

The major parts of the TRB module will be described in detail in the following sections.

3.3.1 Power supply

The TRB modules are powered by the public DC/DC crates which convert the satellite primary power +28 V to secondary power +3.4 V, -3.3 V, +5.7 V and +12 V. Due to the good noise ripple rejection of the Low Dropout regulator (LDO), the adjustable positive and negative LDOs MSK5101 and LM2991S in the TRB power board are used to generate different voltages for the front TFHs and local TRB electronic components.

Two HV-generator groups were also designed in the TRB power board. Each group supplies the HV bias

for the front 12 detector ladders. The HV modules S9100P which were designed by the SITAEL company were adopted to generate the +80 V HV biases. As shown in Fig. 8, two S9100P modules inside a HV-generator group are mutual backup and can be enabled or disabled by the FPGA. In order to protect the silicon strip detectors, a special circuit including a 200 K Ω resistor, a 34 μ F capacitor and an amplifier LM6142 were designed before the Vset pin of S9100P to make the rise time of the HV voltage be slower than 20 seconds.

3.3.2 Communication with PDHU

There are three kinds of communication mechanism between the TRBs and public PDHU, as follows. Each of them has a respective redundant backup bus.




Fig. 8. Circuit for a HV-generator group.

- (1) Trigger bus. It is based on the RS422 signal level and is falling edge effective. The PDHU will send the global trigger to TRBs through it when a coincidence event is determined during taking cosmic ray data.
- (2) Command/state bus. It is based on the RS422 level and Universal Asynchronous Receiver/Transmitter (UART) with 115200 baud rate and half duplex protocol. The PDHU sends remote commands and polls the house-keeping data to/from TRBs through it.
- (3) Scientific data bus. It is based on the LVDS level and user-defined serial protocol with 20 MHz reference clock. The PDHU can accept maximum 2000 bytes of scientific data from each TRB after every trigger.

3.3.3 VA140 driver and gain calibration

The VA140 chips in the front TFHs are read out simultaneously under the driver signals (CKB, HOLDB, DRESET, SHIFT_IN, TEST_ON) from the TRB FP-GAs. However, the level of the FPGA driver signals

is 0–3.3 V, while the level of the VA140 chips is -2 V–+1.5 V. As illustrated in Fig. 9, RS422 receiver chips (DS26LV32) are used to shift the level of the driver signals from FPGA level to VA140 level. The SN54LVTH162245 chips powered by -2 V and +1.5 V are also used to fan-out the driver signals so that the driver signals can be sent to the front TFHs separately. Even if one group of driver signals for a TFH fails, the others will not be affected.




Fig. 9. Level shift and fan-out circuit for VA140.

A gain calibration circuit was designed to test the linearity of the VA140 channels by injecting step pulses with different amplitudes to the VA140 calibration pad, as illustrated in Fig. 10. When the analog switch ADG201 is turned on, a step pulse will be generated by the circuit. Inside each VA140, a 2 pF capacitor can convert the pulse to charge which is injected to every channel. The calibration channel can be selected by an analog demultiplexer controlled by the bit-register of VA140. In order to increase the signal-to-noise ratio (SNR), the amplitude set by the DAC TLV5638 is 10 times larger than the value expected by the VA140, and the 9 K and 1 K resistors in the TFH board are used to divide the pulse amplitude. The injected charge can be calculated by this formula: $Q = 0.1 * V_{m*} 2$ pF, where V_{m} is the amplitude set by the DAC.

3.3.4 Scientific data acquisition

In order to reduce the dead time of the VA140 digitization and make good use of the parallel work feature of the FPGA, the STK readout task was divided into 384 parallel work sub-parts. As illustrated in Fig. 11, every sub-part consisted of three VA140 chips (connected to the front 192 strip channels), two amplifiers (AD8032) and a Serial Analog-to-Digital Converter (AD7476AR). In the TFH board, every three VA140 chips cascaded under the control of a chain shifter register so that the 192 channels can be read out through the analog multiplexer successively. The output differential current drivers of the VA140 chips in one sub-part are wired together and share the analog conditioning circuit. The analog conditioning circuit are used to buffer the differential current signals and convert them to a single-end signal which can be digitized by a serial ADC.

3.3.5 Housekeeping data acquisition

There are two kinds of house-keeping data collected by the TRBs and transferred to the PDHU through the command/state RS422 bus. One is the digital register values and statistical information in the FPGAs, the other is the analog information including currents, voltages and temperatures to monitor the status of the TRB and its connected TFHs. The analog house-keeping data include the following items:

- (1) The currents of each TRB power supply (+3.4 V, -3.3 V, +5.7 V, +12 V) and the SEL protecting groups (such as SADC group, VA140 group). They are sampled every second by the series sample resistors and amplifier LM6142s.
- (2) The voltages of every group HV bias. They are sampled every 16 seconds by the divider resistors and amplifier LM6142.
- (3) The temperatures. There are 48 digital thermometers (DS18S20Z) in the connected TFHs and 4 analog NTC thermistors (MF501) in the TRB boards.

3.3.6 FPGA software

In each TRB, two APA1000-CQ208B chips are used to control the data acquisition and communication. The FPGAs are Flash-bashed, non-volatile and MIL-STD-883B grade devices with high reliability and insensitivity to Single Event Latchup (SEL).

The logic block diagram of the TRB FPGAs is illustrated in Fig. 12. The identical Data_Process module in each FPGA is used to read out the 24 SADCs and process the scientific data for the front 12 TFHs. The master FPGA is also responsible for sending driver signals to VA140, buffering the scientific data to the SRAM,




Fig. 10. Block diagram of gain calibration circuit.




Fig. 11. Block diagram of a sub-part for VA140 digitization.




Fig. 12. Logic block diagram in TRB FPGAs.

storing/loading the threshold parameters to/from the EEPROM and communicating with the PDHU through RS422/LVDS bus. The slave FPGA is also responsible for the controlling of house-keeping data acquisition, HV supply and SEL protection.

Four working modes for the scientific data acquisition are designed in the FPGAs, as described in Table 1. The working mode can be selected by the PDHU commands through the RS422 bus.

Most of the time onboard, the STK works in data compression mode to detect cosmic rays. According to the event trigger from the PDHU, all the TRBs work simultaneously to read out the STK detector signals, compress the data and transfer to the PDHU. The time distribution of the FPGA software for every event trigger is illustrated in Fig. 13. Benefiting from the rich logic resources and block RAM of FPGAs, a parallel pipeline structure is used to process the STK data so that the dead time of every event trigger can be reduced to less than 2.95 milliseconds. The detailed on-board data compression algorithm realized in the FPGA, including preprocessing (pedestal subtraction, common noise subtraction and bad channel cutting) and cluster finding, was presented in Ref. [6].

 ${\bf Table\ 1.}\quad {\bf Description\ of\ STK\ working\ mode.}$

working mode	description
raw data mode	Digitize the VA140 channels and transfer the raw data
	to the PDHU without any data compression
gain calibration mode	Test the linearity response of each VA140 channel by
	injecting different amplitudes of gain calibration pulses
pedestal update mode	Digitize the VA140 channels, calculate the average
	values of the 1024 times accumulation for each channel,
	and update the pedestal values stored in FPGAs
data compression mode	Digitize the VA140 channels, compress the data and
	then transfer to the PDHU




Fig. 13. Time distribution for every event trigger.

3.3.7 Mitigation of radiation effects

The harsh space radiation environment affects the electronics, with radiation effects such as Total Ionizing Dose (TID), Single Event Latchup (SEL) and Single Event Upset (SEU). The anti-radiation design was taken into consideration both in the hardware and software design of the STK readout electronics.

High grade electronic components with high TID and SEL tolerance were chosen for most parts of the STK readout electronics. Industrial grade chips (VA140, AD7476AR and DS18S20Z), which are not immune to SEL effects [7], were also adopted, however, because of their high integration, low power consumption and good performance.

In order to avoid SEL damage, a SEL protection method was designed for the VA140 and AD7476AR chips. Every group of 24 VA140 chips in 4 TFHs, or every group of 24 AD7476AR chips in the TRB, respectively, share the power supply LDOs. Their power supply current is sampled every seconds by the Slave FPGA house-keeping logic. Once the current is larger than the configurable threshold, the Slave FPGA will control the LDOs to power off one second and power on again to eliminate the SEL. Another SEL protection method was designed for the DS18S20Z chips. A series resistor (100 Ω) was inserted in the power supply of every DS18S20Z chip to limit the current so that the DS18S20Z will be immune to the SEL [8].

Although the Actel Flash-based FPGA (APA1000) is

SEU immune in the configuration logic elements because of its floating gate structure, SEUs are still unavoidable in the D flip-flop registers and block RAMs inside the FP-GAs [9]. Triple Modular Redundancy (TMR), Cyclic Redundancy Check (CRC), odd and cumulative checksums were adopted in the TRB FPGA software to check the upset bits and mitigate the harm from SEUs.

4 Performance testing

4.1 Power consumption

For each TRB and its 24 connecting ladders, the current values of the power supply for +3.4 V, -3.3 V, +5.7 V and +12 V were around 1600 mA, 900 mA 350 mA and 20 mA, respectively. The STK consumes on average 83 W of power during data taking (in data compression mode) at a nominal 50 Hz trigger rate.

4.2 Gain calibration test

With the STK working in gain calibration mode, ten interval input charges from 20 fC to 20 fC, covering the VA140 dynamic range, were injected to the channels of the front VA140s. The calibration charge sweep response of the 384 channels in the first ladder connecting to TRB +X1 is shown in Fig. 14. According to the result of the gain calibration test, the linearity parameter of the channels can be calculated. As illustrated in the linearity curve of the first channel, the INL is 3.21% and the gain is 0.063 fC per ADC bin.




Fig. 14. Gain calibration overview of one ladder (Location: 1^{st} ladder of TRB +X1) and linearity curve of the first channel.




Fig. 15. Pedestal distribution and noise overview of all 73728 STK channels.

4.3 Pedestal and noise test

With the STK working in raw data mode, a 100 Hz periodic trigger was used to test the pedestal and noise of the readout electronics. The pedestal distribution and RMS noise (after common noise was subtracted) overview of the full 73728 STK channels is shown in Fig. 15. All the pedestal values are in the range 0 to 450 ADC bins and they obey a normal distribution. The RMS noise of most channels (around 99.6%) are less than 5 ADC bins. The noisy channels will be masked in the FPGA by setting a high threshold parameter for data compression.

4.4 Cosmic ray test

With the STK working in data compression mode, coincidence event triggers were generated from the PDHU according to the BGO sub-detector hits of the ground cosmic rays (muons). The one hour cumulative MIP curve of the cosmic rays collected by a TFH (ladder-02) is shown in Fig. 16. The MIP spectrum obeys a Landau distribution and can be clearly distinguished from the pedestal.




Fig. 16. MIP curve of cosmic rays.

The STK data packet length distribution of different cosmic rays is shown in Fig. 17. The mean length of event data packets is around 700 bytes, which is much smaller than the 150 Kbytes of raw packets. The data compression rate is better than 0.5% for ground cosmic rays.




Fig. 17. Event data packet length distribution of STK per trigger.

5 Conclusion

Based on 8 TRB modules and 192 TFH modules, the readout electronics was successfully developed for DAMPE silicon tracker detector. As shown in Table 2, the performance of the readout electronics was demonstrated to meet all the design goals.

After all the readout electronics modules were assembled with the silicon strip detectors and fully tested (including thermal-vacuum test, vibration test, EMC test etc.), the STK was mounted to the satellite with the other DAMPE sub-detectors in May 2015 and launched in December 2015. Currently the STK is taking data and its performance is quite stable as expected.

Table 2. Readout electronics performance of STK.

item	performance
power consumption	~83 W
RMS noise	< 5 ADC bin (~ 0.3 fC), 99.6% of all the channels
integral non-linearity	$\sim 3\%$ during 200 fC dynamic range of VA140
dead time	<3 ms
data compression rate	better than 0.5% for ground cosmic rays

References

- 1 J. Chang, Chin. J. Space Sci., 34(5): 550-557 (2014)
- 2 V. Gallo et al, The test results of the silicon tungsten tracker of DAMPE, in *Proceedings of the 34th International Cosmic Ray Conference* (2015)
- 3 C. Q. Feng et al, Design of the Readout Electronics for the Qualification Model of DAMPE BGO Calorimeter, in *Proceedings of 19th IEEE-NPSS Real Time Conference* (2014)
- 4 Gamma Medica-Ideas, VA140 Document datasheet(V0R1)

(2011)

- 5 F. Zhang et al, Chinese Physics C, **38**(6): 066101 (2014)
- 6 Y. F. Dong et al, Chinese Physics C, 39(11): 116202 (2015)
- Y. L. Zhang et al, Nuclear Electronics Detection & Technology,
 34(12): 1518–1520 (2014) (in Chinese)
- 8 F. Zhang et al, Nuclear Electronics Detection & Technology, **35**(5): 495–499 (2015) (in Chinese)
- 9 Gregory R. Allen et al, Single event effects test results for advanced field programmable gate arrays, in *Proceedings of IEEE Radiation Effects Data Workshop*, 115–120 (2006)