Qishuo Hua

hqs123@sjtu.edu.cn
(+86) 198-5090-5599
hqsandbox.github.io
Google Scholar
https://github.com/hqsandbox



Education

Shanghai Jiao Tong University (SJTU), Shanghai, China 2023.9 – 2027.6 (expected)

B.S. in Computer Science, ACM Honors Class
Zhiyuan Honors Program (Top 10%)

Experience

Generative Artificial Intelligence Research Lab, SJTU 2025.7 – Present

Researching in Large Language Models (LLMs) and Multimodal Large Language Models (MLLMs), focusing on context engineering, post-training, fine-tuning, and enhancing model capabilities, under the supervision of Prof. Pengfei Liu.

Publications

Context Engineering 2.0: The Context of Context Engineering

Qishuo Hua, Lyumanshan Ye, Dayuan Fu, Yang Xiao, Xiaojie Cai, Yunze Wu, Jifan Lin, Junfei Wang, Pengfei Liu
arXiv:2510.26493 | *ICML 2026 Under Review* | *NeurIPS 2025 Workshop PersonaNLP Oral (non-archived)*

Davinci-dev: Agent-native Mid-training for Software Engineering

Ji Zeng, Dayuan Fu, Tiantian Mi, Yumin Zhuang, Yaxing Huang, Xuefeng Li, Lyumanshan Ye, Muhang Xie, **Qishuo Hua**, Zhen Huang, Mohan Jiang, Hanning Wang, Jifan Lin, Yang Xiao, Jie Sun, Yunze Wu, Pengfei Liu
arXiv:2601.18418 | *ICML 2026 Under Review*

Limi: Less is More for Agency

Yang Xiao, Mohan Jiang, Jie Sun, Keyu Li, Jifan Lin, Yumin Zhuang, Ji Zeng, Shijie Xia, **Qishuo Hua**, Xuefeng Li, Xiaojie Cai, Tongyu Wang, Yue Zhang, Liming Liu, Xia Wu, Jinlong Hou, Yuan Cheng, Wenjie Li, Xiang Wang, Dequan Wang, Pengfei Liu
arXiv:2509.17567

Interaction as Intelligence Part II: Asynchronous Human-Agent Rollout for Long-Horizon Task Training

Dayuan Fu, Yunze Wu, Xiaojie Cai, Lyumanshan Ye, Shijie Xia, Zhen Huang, Weiye Si, Tianze Xu, Jie Sun, Keyu Li, Mohan Jiang, Junfei Wang, **Qishuo Hua**, Pengrui Lu, Yang Xiao, Pengfei Liu
arXiv:2510.27630 | *ACL 2026 Under Review*

Deep Cognition: A Multi-Agent Framework for Collaborative Research with Real-Time Cognitive Oversight

Lyumanshan Ye, Xiaojie Cai, Xinkai Wang, Junfei Wang, Xiangkun Hu, Jiadi Su, Yang Nan, Jinbin Luo, Sihan Wang, Xiaoze Fan, Yuxiang Zheng, Bohan Zhang, Tianze Xu, Dayuan Fu, Yunze Wu, Pengrui Lu, Zengzhi Wang, Yiwei Qin, Zhen Huang, Yan Ma, Zhulin Hu, Haoyang Zou, Yixin Ye, Ethan Chern, **Qishuo Hua**, Tiantian Mi, Pengfei Liu
ACL 2026 Under Review

</> Selected Projects

Each project listed was crafted solely by myself and from scratch. No AI tools were used, except for documentation purposes.

RISC-V Out-of-Order Execution CPU | CPU, FPGA, Verilog, RISC-V [GitHub]

Designed an FPGA circuit of a RISC-V (RV32I instruction set) out-of-order execution CPU using Tomasulo algorithm, written in Verilog, tested on AX7035 board.

Mx Compiler | Compiler, LLVM IR, RISC-V, Java [GitHub]

Engineered a compiler that compiles a C-and-Java-like language Mx* to LLVM Intermediate Representation and RISC-V assembly (RV32M instruction set), written in Java. Its performance is comparable to Clang (with mem2reg and regalloc). Implemented Mem2Reg, and the registers are allocated using the Linear Scanning Algorithm.

Teaching Experience

Large Language Models, *Teaching Assistant* 2025 Autumn, 2026 Spring
Great Ideas in Computer Science, *Teaching Assistant* 2025 Spring

♡ Honors and Awards

Zhiyuan Honors Scholarship 2023, 2024, 2025

Student Work

Vice Monitor of ACM Honors Class 2023 2023.9 – 2024.9, 2025.9 – Present

Skills

- Programming: C++, Python, Go, Java, Verilog
- Tools: Git, Markdown, LaTeX
- Languages: Chinese (Native), English (Fluent, CET-6 608)