

PowerFactory 2021

Technical Reference

DIgSILENT F59D Positive sequence overvoltage Gene

Publisher:

DIgSILENT GmbH Heinrich-Hertz-Straße 9 72810 Gomaringen / Germany Tel.: +49 (0) 7072-9168-0 Fax: +49 (0) 7072-9168-88

info@digsilent.de

Please visit our homepage at: https://www.digsilent.de

Copyright © 2021 DIgSILENT GmbH

All rights reserved. No part of this publication may be reproduced or distributed in any form without written permission of DIgSILENT GmbH.

November 15, 2019 PowerFactory 2021 Revision 924

Contents

1	F59D Positive sequence overvoltage			
	1.1	Intent	1	
	1.2	Functionality	1	
	1.3	Inputs	1	
	1.4	Available Units	1	
	1.5	Outputs	1	

1 F59D Positive sequence overvoltage

1.1 Intent

To simulate a set of positive sequence over voltage protective element.

1.2 Functionality

The *F59D Positive sequence overvoltage* generic relay model simulates a set of positive sequence over voltage elements. One inverse/definite time and 3 definite time elements are available.

1.3 Inputs

• One 3 phase VT ("Phase Vt" block, StaVt class).

1.4 Available Units

Measurement

• One 3phase sequence measurement element ("Measurement seq" block, *RMS Calculation* enabled, *Filter* disabled [RelMeasure class]).

Protective elements

- One inverse/definite time positive sequence overvoltage element ("U1>" block, RelChar class).
- Three definite time positive sequence overvoltage elements ("U1>>", "U1>>>" and "U1>>>>" block, *RelUlim* class).

Output logic

• One relay trip element ("Output logic" block, RelLogdip class).

1.5 Outputs

- yout associated by default to any protective element trip.
- *inv_trip* associated by default to the inverse/definite time positive sequence overvoltage element trip ("U1>" block).
- *def_trip* associated by default to the definite time positive sequence overvoltage element trip("U1>>", "U1>>>" and "U1>>>" block).

The output logic can be configured in the "Logic" tab page of the "Output Logic" block.