Computer Architecture Assignment 4

Hrishikesh Karande & Shivesh Pandey October 8, 2023

1 Statistics Table

The next table (Table 1) details the number of cycles required by each benchmark programme, the frequency of data hazards that required OF stages to stall, and the frequency of instructions entering the pipeline via the incorrect branch path.

File Name	Number of Cycles	No. of Wrong Branch Instructions	No. of OF stalls
Prime.asm	79	28	19
Palindrome.asm	124	18	51
fibonacci.asm	157	36	44
evenorodd.asm	19	4	10
descending.asm	658	220	126