

INSTRUCTION SET REFERENCE

<table><tr><th>Transfer</th></tr><tr><td>MOV Move</td></tr><tr><td>LDA Load</td></tr><tr><td>STA Store</td></tr><tr><td>EXC Exchange</td></tr><tr><td>CHN Change</td></tr></table>	Transfer	MOV Move	LDA Load	STA Store	EXC Exchange	CHN Change	<table><tr><th>Directives</th></tr><tr><td>ORG Origin</td></tr><tr><td>EQU Equal</td></tr><tr><td>RMB Reserve memory bytes</td></tr><tr><td>DAT Data</td></tr><tr><td>END End</td></tr></table>	Directives	ORG Origin	EQU Equal	RMB Reserve memory bytes	DAT Data	END End	<table><tr><th>Operational</th></tr><tr><td>DAA Decimal adjust accumulator</td></tr><tr><td>PSH Push</td></tr><tr><td>PUL Pull</td></tr><tr><td>EIN Enable interrupt</td></tr><tr><td>DIN Disable interrupt</td></tr><tr><td>NOP No operation</td></tr><tr><td>INT Interrupt</td></tr><tr><td>RTS Return from subroutine</td></tr><tr><td>RTI Return from interrupt</td></tr></table>	Operational	DAA Decimal adjust accumulator	PSH Push	PUL Pull	EIN Enable interrupt	DIN Disable interrupt	NOP No operation	INT Interrupt	RTS Return from subroutine	RTI Return from interrupt	<table><tr><th>Branch - Compare</th></tr><tr><td>CMP Compare</td></tr><tr><td>BIT Bit test</td></tr><tr><td>BRA Branch (unconditional)</td></tr><tr><td>JMP Jump (unconditional)</td></tr><tr><td>JMC Jump conditionally</td></tr><tr><td>BEQ Branch if equal</td></tr><tr><td>BNE Branch if not equal</td></tr><tr><td>BGT Branch if greater than</td></tr><tr><td>BGE Branch if greater or equal</td></tr><tr><td>BLT Branch if less than</td></tr><tr><td>BHI Branch if higher</td></tr><tr><td>BHE Branch if higher or equal</td></tr></table>	Branch - Compare	CMP Compare	BIT Bit test	BRA Branch (unconditional)	JMP Jump (unconditional)	JMC Jump conditionally	BEQ Branch if equal	BNE Branch if not equal	BGT Branch if greater than	BGE Branch if greater or equal	BLT Branch if less than	BHI Branch if higher	BHE Branch if higher or equal	<table><tr><th>Branch - Compare</th></tr><tr><td>BLO Branch if lower</td></tr><tr><td>BIO Branch if overflow</td></tr><tr><td>BNO Branch if not overflow</td></tr><tr><td>BIC Branch if carry</td></tr><tr><td>BNC Branch if not carry</td></tr><tr><td>BIH Branch if half carry</td></tr><tr><td>BNH Branch if not half carry</td></tr><tr><td>BSR Branch to subroutine</td></tr><tr><td>JSR Jump to subroutine</td></tr><tr><td>BSC Branch to subroutine conditionally</td></tr><tr><td>JSC Jump to subroutine conditionally</td></tr><tr><td>DBNZ Decrease, branch if not zero</td></tr></table>	Branch - Compare	BLO Branch if lower	BIO Branch if overflow	BNO Branch if not overflow	BIC Branch if carry	BNC Branch if not carry	BIH Branch if half carry	BNH Branch if not half carry	BSR Branch to subroutine	JSR Jump to subroutine	BSC Branch to subroutine conditionally	JSC Jump to subroutine conditionally	DBNZ Decrease, branch if not zero
Transfer																																																				
MOV Move																																																				
LDA Load																																																				
STA Store																																																				
EXC Exchange																																																				
CHN Change																																																				
Directives																																																				
ORG Origin																																																				
EQU Equal																																																				
RMB Reserve memory bytes																																																				
DAT Data																																																				
END End																																																				
Operational																																																				
DAA Decimal adjust accumulator																																																				
PSH Push																																																				
PUL Pull																																																				
EIN Enable interrupt																																																				
DIN Disable interrupt																																																				
NOP No operation																																																				
INT Interrupt																																																				
RTS Return from subroutine																																																				
RTI Return from interrupt																																																				
Branch - Compare																																																				
CMP Compare																																																				
BIT Bit test																																																				
BRA Branch (unconditional)																																																				
JMP Jump (unconditional)																																																				
JMC Jump conditionally																																																				
BEQ Branch if equal																																																				
BNE Branch if not equal																																																				
BGT Branch if greater than																																																				
BGE Branch if greater or equal																																																				
BLT Branch if less than																																																				
BHI Branch if higher																																																				
BHE Branch if higher or equal																																																				
Branch - Compare																																																				
BLO Branch if lower																																																				
BIO Branch if overflow																																																				
BNO Branch if not overflow																																																				
BIC Branch if carry																																																				
BNC Branch if not carry																																																				
BIH Branch if half carry																																																				
BNH Branch if not half carry																																																				
BSR Branch to subroutine																																																				
JSR Jump to subroutine																																																				
BSC Branch to subroutine conditionally																																																				
JSC Jump to subroutine conditionally																																																				
DBNZ Decrease, branch if not zero																																																				
<table><tr><th>Shift/Rotate</th></tr><tr><td>LSL Logical shift left</td></tr><tr><td>LSR Logical shift right</td></tr><tr><td>ASR Arithmetic shift right</td></tr><tr><td>ROL Rotate left</td></tr><tr><td>ROR Rotate right</td></tr></table>	Shift/Rotate	LSL Logical shift left	LSR Logical shift right	ASR Arithmetic shift right	ROL Rotate left	ROR Rotate right	<table><tr><th>Arithmetic</th></tr><tr><td>ADD Add</td></tr><tr><td>ADC Add with carry</td></tr><tr><td>SUB Subtract</td></tr><tr><td>SUE Subtract with carry</td></tr><tr><td>MUL Multiply</td></tr><tr><td>DIV Divide</td></tr><tr><td>INC Incremenet</td></tr><tr><td>DEC Decrement</td></tr></table>	Arithmetic	ADD Add	ADC Add with carry	SUB Subtract	SUE Subtract with carry	MUL Multiply	DIV Divide	INC Incremenet	DEC Decrement																																				
Shift/Rotate																																																				
LSL Logical shift left																																																				
LSR Logical shift right																																																				
ASR Arithmetic shift right																																																				
ROL Rotate left																																																				
ROR Rotate right																																																				
Arithmetic																																																				
ADD Add																																																				
ADC Add with carry																																																				
SUB Subtract																																																				
SUE Subtract with carry																																																				
MUL Multiply																																																				
DIV Divide																																																				
INC Incremenet																																																				
DEC Decrement																																																				
<table><tr><th>Logic</th></tr><tr><td>AND And</td></tr><tr><td>OR Or</td></tr><tr><td>XOR Exclusive or</td></tr><tr><td>CLR Clear</td></tr><tr><td>SET Set</td></tr><tr><td>COM Complement</td></tr><tr><td>NEG Negate</td></tr></table>	Logic	AND And	OR Or	XOR Exclusive or	CLR Clear	SET Set	COM Complement	NEG Negate	<table><tr><th>Second Operands</th></tr><tr><td>Rj</td></tr><tr><td>Rjj</td></tr><tr><td>V</td></tr><tr><td>VV</td></tr><tr><td><Address></td></tr><tr><td><CD></td></tr><tr><td><SK+S></td></tr><tr><td><SK+S> + - R</td></tr><tr><td><SK+CD+S></td></tr><tr><td><YG+S></td></tr></table>	Second Operands	Rj	Rjj	V	VV	<Address>	<CD>	<SK+S>	<SK+S> + - R	<SK+CD+S>	<YG+S>	<table><tr><th>Operand Symbols</th></tr><tr><td>V : Veri (8-bit data)</td></tr><tr><td>VV : 16-bit data</td></tr><tr><td>Ri, Rj : 8-bit register</td></tr><tr><td>Rii, Rjj : 16-bit register</td></tr><tr><td>S : Sıra (Index)</td></tr><tr><td>R: Range (incr/decr SK)</td></tr></table>	Operand Symbols	V : Veri (8-bit data)	VV : 16-bit data	Ri, Rj : 8-bit register	Rii, Rjj : 16-bit register	S : Sıra (Index)	R: Range (incr/decr SK)	<table><tr><th>8-bit Registers</th></tr><tr><td>A, B, C, D</td></tr><tr><td>DK : Durum Kütüğü</td></tr></table>	8-bit Registers	A, B, C, D	DK : Durum Kütüğü	<table><tr><th>16-bit Registers</th></tr><tr><td>AB, CD</td></tr><tr><td>SK : Sıralama Kütüğü (Index Register)</td></tr><tr><td>YG : Yığın Göstergesi (Stack Pointer)</td></tr></table>	16-bit Registers	AB, CD	SK : Sıralama Kütüğü (Index Register)	YG : Yığın Göstergesi (Stack Pointer)	<table><tr><th>Status Flags (DK)</th></tr><tr><td>E : Carry</td></tr><tr><td>Y : Half carry</td></tr><tr><td>S : Zero</td></tr><tr><td>N : Negative</td></tr><tr><td>T : Overflow</td></tr><tr><td>K : Interrupt</td></tr></table>	Status Flags (DK)	E : Carry	Y : Half carry	S : Zero	N : Negative	T : Overflow	K : Interrupt							
Logic																																																				
AND And																																																				
OR Or																																																				
XOR Exclusive or																																																				
CLR Clear																																																				
SET Set																																																				
COM Complement																																																				
NEG Negate																																																				
Second Operands																																																				
Rj																																																				
Rjj																																																				
V																																																				
VV																																																				
<Address>																																																				
<CD>																																																				
<SK+S>																																																				
<SK+S> + - R																																																				
<SK+CD+S>																																																				
<YG+S>																																																				
Operand Symbols																																																				
V : Veri (8-bit data)																																																				
VV : 16-bit data																																																				
Ri, Rj : 8-bit register																																																				
Rii, Rjj : 16-bit register																																																				
S : Sıra (Index)																																																				
R: Range (incr/decr SK)																																																				
8-bit Registers																																																				
A, B, C, D																																																				
DK : Durum Kütüğü																																																				
16-bit Registers																																																				
AB, CD																																																				
SK : Sıralama Kütüğü (Index Register)																																																				
YG : Yığın Göstergesi (Stack Pointer)																																																				
Status Flags (DK)																																																				
E : Carry																																																				
Y : Half carry																																																				
S : Zero																																																				
N : Negative																																																				
T : Overflow																																																				
K : Interrupt																																																				
<table><tr><th>First Operands</th></tr><tr><td>Ri</td></tr><tr><td>Rii</td></tr><tr><td>V</td></tr></table>	First Operands	Ri	Rii	V																																																
First Operands																																																				
Ri																																																				
Rii																																																				
V																																																				