# INTERNAL STRUCTURES OF ELECTRONIC DIGITAL CIRCUTS

Until now we have seen abstract logic gates such as AND, OR, NAND, NOT , so on  $\ensuremath{\mathsf{NOT}}$ 

There are many different ways to implement a logic gate as an electronic circuit.

In this course we will discuss how different types of transistors are used to design an electronic logic circuit.

In digital circuits transistors act as a current-controlled switch (ON or OFF).

First we introduce the bipolar junction transistor.

Then we will introduce the MOSFET (metal-oxide semiconductor field effect transistor) or simply MOS transistor, which is used almost by all new integrated circuits.

http://www.faculty.itu.edu.tr/buzluca

© 2011 Dr. Feza BUZLUCA

9.1

Digital Circuits

#### **Bipolar Junction Transistor:**


Base is the control terminal.

If no current is flowing into the base then no current can flow from the collector to the emitter (OFF).


However, if current is flowing from the base to the emitter, then current is also enabled to flow from the collector to the emitter (ON).

npn Bipolar Transistor

Transistor is cut off (OFF) Transistor is saturated (ON)  $V_{BE} < 0.6V$   $V_{BE} \ge 0.6V$ 




$$\begin{array}{c} & C \\ \downarrow I_{c}=0 \\ \\ V_{BE}<0.6V \\ - \\ \downarrow I_{c}=0 \\ \\ \end{array}$$




http://www.faculty.itu.edu.tr/buzluca

http://www.buzluca.info

© 2011 Dr. Feza BUZLUCA





# Operation of the Output Stage of a TTL Gate

V<sub>CC</sub>=+5 V

R

I<sub>OH</sub> (sourcing)

V<sub>O</sub> (Output)

I<sub>OL</sub> (sinking)

Output is "0" (LOW):  $Q_4$  is ON,  $Q_3$  is OFF.

In this case the current  $\mathbf{I}_{\text{OL}}$  flows from the output into the circuit (sinking current).

$$V_{OL} = V_{CE(Q4)} + I_{OL} R_{Q4}$$

Output is "1" (HIGH):  $Q_3$  is ON,  $Q_4$  is OFF.

In this case the current  $\mathbf{I}_{OH}$  flows from the output to the outside of the circuit (sourcing current).

$$V_{OH} = V_{CC} - (V_{CE(Q3)} + I_{OH}^* (R+R_{Q3}))$$

If both  $Q_3$  and  $Q_4$  are OFF output is in **high-impedance** (Hi-Z) state.

It is also called **third state** (High, Low, Hi-Z). In this state the output behaves as it isn't even connected to the circuit.

The output is isolated from the line it was connected.

For TTL components 
$$V_{OL(MAX)} = 0.4V$$
  $V_{OH(MIN)} = 2.4V$ 

In the TTL family there different types of elements (such as LS,ALS,L, F). They have different current and voltage values which can be found in data catalogs.

http://www.faculty.itu.edu.tr/buzluca

© 2011 Dr. Feza BUZLUCA

0.5

#### Digital Circuits

## TTL Logic Levels


Abstract logic elements process binary digits, 0 and 1.

However, real logic circuits process electrical signals such as voltage levels.

In any logic circuit family, there is a range of voltages that is interpreted as logic 0 and another, nonoverlapping range that is interpreted as logic 1.

TTL circuits are connected to 5-volt power supply (Vcc=5V).

Logic levels of a standard TTL unit:



 $\mbox{V}_{\mbox{\scriptsize OHmin}}.$  The minimum output voltage produced in the HIGH state.

 $V_{\text{IH}\text{min}}.$  The minimum input voltage guaranteed to be recognized as a HIGH.

 $V_{\text{1Lmax}}\!\!:$  The maximum input voltage guaranteed to be recognized as a LOW.

 $V_{\text{OLmax}}\!\!:$  The maximum output voltage produced in the LOW state.

http://www.faculty.itu.edu.tr/buzluca

http://www.buzluca.info

© 2011 Dr. Feza BUZLUCA


### TTL Fanout

Remember, the output of a logic gate is connected to inputs of other gates.

The **fanout** of a logic gate is the number of inputs that the gate can drive without exceeding its worst-case loading specifications.

Because of current issues this number is limited.

### When Output is LOW:



From the inputs(LOW) of the components flows the current  $\mathbf{I}_{\rm IL}$  into the output of the gate.

The sum of these currents is sunken by the gate.

 $I_{OL} < \Sigma I_{IL}$ 

With the increase in  $I_{OL}$  according to the equation  $V_{OL} = V_{CE(\mathrm{Q4})} + I_{OL}{}^* \; R_{\mathrm{Q4}}$ , the value  $V_{OL}$  also increases and it can exceed the limit value that can be accepted as '0'.

The condition must be satisfied:  $V_{OL} < V_{ILmax}$ 

http://www.faculty.itu.edu.tr/buzluca


Q4

© 2011 Dr. Feza BUZLUCA

9.7

#### Digital Circuits

# When Output is HIGH:



Into the inputs in HIGH state flows the leakage current  $I_{\rm IH}$ . The sum of these currents is sourced by the output of the gate.  $I_{\rm OH} < \Sigma I_{\rm IH}$ 

. ..

With the increase in  $\mathbf{I}_{\mathrm{OH}}\!$  according to the equation

 $V_{OH} = V_{CC} - (V_{CE(Q3)} + I_{OH}^* (R+R_{Q3}))$  $V_{OH}$  decreases and it can go down the limit value that can be accepted as logic '1'.

The condition must be satisfied:  $V_{OH} > V_{IHmin}$ 

The fanout of a unit is the minimum of the numbers calculated for LOW and  ${\sf HIGH}$  states.

http://www.faculty.itu.edu.tr/buzluca http://www.buzluca.info


Q4

© 2011 Dr. Feza BUZLUCA

# CMOS (Complementary MOS) Logic Family

MOS FET (Metal-Oxide Semiconductor Field-Effect Transistor) is used.

A MOS transistor can be modeled as a 3-terminal device that acts like voltage controlled resistance.




According to the voltage from Gate to Source ( $V_{GS}$ ) the resistance from Drain to Source (R<sub>DS</sub>) changes.

If transistor is OFF  $R_{DS}\!\geq 1M\Omega~(10^6\Omega)$ 


If transistor is ON  $~R_{DS} \leq 10\Omega$ 

There are two types of MOS transistors.

a) n channel MOS: NMOS.



b) p channel MOS: PMOS.




© 2011 Dr. Feza BUZLUCA


Increase  $V_{GS} \rightarrow decrease R_{DS}$ 


Normally:  $V_{GS} \ge 0V$  http://www.faculty.itu.edu.tr/buzluca


Normally:  $V_{GS} \le 0V$ 


Decrease  $V_{GS} \rightarrow decrease R_{DS}$ 












# CMOS Three-state Buffer

Remember, if an output is in high-impedance (Hi-Z) state (also called third state) the output behaves as it isn't even connected to the circuit.



EN -OUT

IF EN=HIGH THEN OUT=A IF EN=LOW THEN OUT= Hi-Z

To simplify the diagram, the internal NAND, NOR and NOT functions are shown as functional abstract gates rather than in transistor form.

They actually consist of 10 transistors.

EN A		Q1	Q2	OUT
L	L	off	off	Hi-Z
L	Н	off	off	Hi-Z
Н	L	on	on	L
Н	Н	off	on	Н

http://www.faculty.itu.edu.tr/buzluca

© 2011 Dr. Feza BUZLUCA

9.15


**Digital Circuits** 

## Three-state Common Bus


Several three-state outputs can be wired together to form a three-state common

Only one, unit which is enabled can drive the bus.

## Example:



If X=0 buffer #2 drives the bus. B is on bus. If X=1 buffer #1 drives the bus. A is on bus.



Bus 0 0 Α 0 1 В 0 С 1 D

http://www.faculty.itu.edu.tr/buzluca

http://www.buzluca.info

© 2011 Dr. Feza BUZLUCA

