Integrated Combinational Circuits As Building Blocks

In combinational logic design, there are several common structures (such as adders, multiplexers, decoders) that are used regularly as building blocks in larger systems.

Instead of designing every complex function with basic logic gates, using these common structures makes the design simpler.

Their level of functionality often matches a designer's level of thinking when partitioning the large problem into smaller chunks. (As functions in programming.) These structures are manufactured and sold as integrated circuits (ICs).


Generations of ICs according to integration scale factors:


- Small-Scale Integration (SSI): These digital circuits contain transistors numbering in the tens and provide a few logic gates.
- Medium-Scale Integration (MSI): They contain hundreds (up to 1000) of transistors. Adders, decoders.
- Large-Scale Integration (LSI): Tens of thousands of transistors per chip. First memory and microprocessor chips
- Very Large-Scale Integration (VLSI): Hundreds of thousands of transistors in the early 1980s, and continues beyond several billion transistors as of 2009.
- Ultra-large-scale integration (ULSI): More than 1 million transistors.


http://www.faculty.itu.edu.tr/buzluca http://www.buzluca.info



2011-2015 Dr. Feza BUZLUCA







Subtraction Circuit


Subtraction is accomplished as "addition using 2's complement".

A subtraction circuit can be implemented with an n-bit adder and NOT gates.

Example: A 4-bit subtraction circuit

$$S = A - B$$

2's complement of B is added to A.




Digital Circuits

http://www.buzluca.info


Multiplexer (MUX) (Data Selector):

- · 2n data inputs (I), n selector (control) inputs (S), 1 data output (Z).
- · The control inputs are used to select one of the data inputs and connect it to the output terminal.



- Select lines are used to select which one of the 2ⁿ input line is sent to the output.
- · Multiplexers are named according to the number of data inputs as m:1. Here m is the number of data inputs.

Example: 2:1 Multiplexer (Read as "2 to 1 multiplexer".)




2011-2015 Dr. Feza BUZLUCA


Parallel connection of multiplexers:

To select one of two n-bit data words, n units of 2:1 multiplexers have to be connected in parallel.

The circuit with the block diagram given on the right side, forwards one of the n-bit numbers (A or B) to the output Z according to the selector line x.



Example: A circuit that forwards one of the 4-bit numbers A or B to the output Z.



In this circuit, selector lines of all multiplexers are connected (short circuit).

http://www.faculty.itu.edu.tr/buzluca http://www.buzluca.info



2011-2015 Dr. Feza BUZLUCA


5.7

Digital Circuits

Examples of Usage of Multiplexers:

Example 1:


The same adder circuit can be used to add different numbers from different sources.




http://www.faculty.itu.edu.tr/buzluca


@ ⊕ ⊕


2011-2015 Dr. Feza BUZLUCA





Multiplexers (MUX) of different sizes:





Logical Expressions:

2:1 mux: Z = s' I0 + s I1

4:1 mux: $Z = s_1' s_0' IO + s_1' s_0 II + s_1 s_0' I2 + s_1 s_0 I3$

8:1 mux: $Z = s_2's_1's_0' I0 + s_2's_1's_0 I1 + s_2's_1s_0' I2 + s_2's_1s_0 I3 + s_2s_1's_0' I4 + s_2s_1's_0 I5 + s_2s_1s_0' I6 + s_2s_1s_0 I7$

General Expression (k:1 Mux): $Z = \sum_{j=0}^{k-1} (m_j I_j)$

k=2ⁿ , m_j= j. minterm, n = number of control inputs

Exemplary Integrated Circuit:

The IC 74151 contains an 8:1 multiplexer.

http://www.faculty.itu.edu.tr/buzluca http://www.buzluca.info



2011-2015 Dr. Feza BUZLUCA


5.11


Digital Circuits

Internal structure of the multiplexers:


Multiplexers can be implemented using logic gates.


2:1 mux





4:1 mux





http://www.faculty.itu.edu.tr/buzluca

http://www.buzluca.info

@ ⊕ ⊕

2011-2015 Dr. Feza BUZLUCA


Implementing multiplexers of larger sizes using smaller multiplexers:

The following examples illustrate the implementation of an 8:1 multiplexer using other multiplexers in two different ways.

Ι0

Ι6

1. Method:



Here, s_0 and s_1 selector lines are common for 4:1 multiplexers.

Same inputs of both multiplexers are selected.

Selector s_2 determines which multiplexer's output is selected.

http://www.faculty.itu.edu.tr/buzluca http://www.buzluca.info



2011-2015 Dr. Feza BUZLUCA

2. Method:

0 2:1

0 2 1

1 mux

2

 \mathbf{S}_0

1 m

1 m

mux

5.13

8:1

mux !

4:1

 S_2 S_1

2 mux

3 1 0

Digital Circuits


Design of Logic Circuits Using Multiplexers 1:

A logic circuit with n inputs and one output can be implemented by using only one 2^{n} :1 multiplexer and without any other logic gate.

Method:

- \cdot The n inputs of the function (circuit) to be implemented are connected to the n selector lines of the multiplexer.
- \cdot Since each binary value of selector lines corresponds to an input combination , by considering the truth table of the function constant values ("0" or "1") are connected to the proper data inputs of the multiplexer.

Example:



Design of Logic Circuits Using Multiplexers 2:


A logic circuit with n inputs and one output can be implemented by using only one 2ⁿ⁻¹:1 multiplexer and in addition with a NOT gate.

Method:

- · n-1 inputs (variables) of the function are connected to the n-1 select lines of the multiplexer.
- The remaining variable or its complement is connected according to the truth table to the data inputs of the multiplexer.

Example:

 $F(A,B,C) = m0 + m2 + m6 + m7 = \cup_1(0,2,6,7)$ Solution with a 4:1 MUX:



http://www.buzluca.info

@ ⊕ ⊕


2011-2015 Dr. Feza BUZLUCA

5.15


Digital Circuits

Demultiplexer:

- 1 data input, n selector (control) lines, 2ⁿ data outputs.
- · It selects one of the many data output lines, and connects it to the single input.



- The binary value on the select inputs determines the output line to which the data input is forwarded.
- •The value on the not-selected output lines is "0".
- Demultiplexers are named according to the number of data outputs 1:m.



Digital Circuits Decoder: • n selector (control) inputs, 2^n outputs. • According to the value on the select lines only one output gets the value "1" and other outputs are "0". • Decoder can be considered as a demultiplexer that has a constant "1" on its input. • Decoders are named as n: 2^n according to their lines. Here, n is the number of selector lines and 2^n is the number of outputs. Example: 3:8 Decoder

0

⊚ ⊕ ⊕

2011-2015 Dr. Feza BUZLUCA


5.17

3 3:8 DEC 4

 S_1

http://www.facultv.itu.edu.tr/buzluca

http://www.buzluca.info



Design of Logic Circuits Using Decoders:

A general logic circuit with n inputs and m outputs can be implemented by using only one $n:2^n$ decoder and in addition with OR gates.


Method:

- \cdot n inputs (variables) of the function are connected to the n select lines of the decoder.
- Each output of a decoder corresponds to a minterm.
- The outputs of the decoder, which correspond to the minterms of the function are added by using an OR gate.

Example:

$$F(A,B,C) = \bigcup_{1}(0,2,6,7) = m0 + m2 + m6 + m7 = \overline{A}\overline{B}\overline{C} + \overline{A}B\overline{C} + AB\overline{C} + AB\overline{C} + ABC$$

$$0 \qquad A'B'C' \qquad A'B'C' \qquad A'BC' \qquad A'BC' \qquad ABC' \qquad AB'C' \qquad AB'C' \qquad AB'C' \qquad AB'C' \qquad ABC' \qquad$$



 $License: \underline{http://creativecommons.org/licenses/by-nc-nd/3.0/}$


A decoder with an Enable (EN) input:

Decoders may also have an "enable" (EN) input.

If EN input is "1" decoder preforms normally.

If EN input is "O" all outputs of the decoder become "O".

Example: A 2:4 decoder with enable input is shown below:



http://www.faculty.itu.edu.tr/buzluca http://www.buzluca.info



2011-2015 Dr. Feza BUZLUCA

5.21

Digital Circuits

An example of the usage of the decoders:


In some systems it is required that only one unit (device) in a group is active at a certain instant in time.

In other words, two devices can not be active at the same time.

These type of devices have «chip select» (CS) inputs, which are used to activate or deactivate them.

Decoders can be used to select the active unit.

Example: A decoder that controls 4 devices.



Programmable Logic Device (PLD)

Today, complicated digital circuits are implemented using programmable logic devices.

These devices are integrated circuits that include many reconfigurable logic gates. (From several hundreds to several millions).

Some PLDs also include memory units (flip-flops).

The designer can reconfigure the connections between logical gates in the PLD by using a programming language and a programming device.

It is possible to implement complicated digital circuits with only one IC (PLD).

There are different kinds of PLDs:

- Programmable Logic Array PLA
- Programmable Array Logic PAL®
- · Generic Array Logic GAL
- · Complex PLD CPLD
- Field-Programmable Gate Array FPGA

PAL is a registered trademark of Lattice Semiconductor Corp.

http://www.faculty.itu.edu.tr/buzluca http://www.buzluca.info



2011-2015 Dr. Feza BUZLUCA

5.23

Digital Circuits

Programming of PLDs:

In early versions of PLDs (PLA, PAL) bipolar transistors were used (See Chapter 9).

They have fuses on the connection points between gates, which provide reconfiguration (programming) of devices.

In these devices fuses can be blown only once; therefore they are called one-time programmable (OTP).

Todays devices (GAL, CPLD, FPGA) are made of CMOS transistors and they consist memory units for programming.

They can be erased and reprogrammed many times.

To program PLDs various Hardware Description Languages (HDL) and programing devices are used.


Some examples of HDLs:


PALASM


ABEL


Verilog

VHDL (Very high speed integrated circuits HDL)









Programmable Array Logic - PAL

Inputs of AND gates can be flexible programed as in PLAs.

But inputs of OR gates are fixed. To each OR gate only outputs of certain AND gates can be connected.

For example to the inputs of the first OR gate only outputs of the first two AND gates can be connected.

PALs can be easily programmed, they are cheaper than PLAs and they can contain more gates. $\frac{1}{\sqrt{2}} \frac{1}{\sqrt{2}} \frac{1}{\sqrt{2}}$

PALs are introduced by the company Monolithic Memories, Inc. (MMI).

MMI obtained a registered trademark on the term PAL for use in "Programmable Semiconductor Logic Circuits".

The trademark is currently held by Lattice Semiconductor Corporation.


MMI, was acquired by Advanced Micro Devices (AMD).

Programmable logic division of AMD (Vantis) was then acquired by Lattice Semiconductor.

http://www.faculty.itu.edu.tr/buzluca http://www.buzluca.info



2011-2015 Dr. Feza BUZLUCA



Generic Array Logic - GAL

Its logical properties are similar to PAL.

It is made of CMOS transistors. It can be many times erased and programmed.

It is introduced by Lattice Semiconductor.

Example: GAL16V8

Complex PLD - CPLD

It is an IC that contains several PLDs (macro cell).

Each internal PLD (macro cell) has GAL properties.

A typical CPLD may include from thousand to ten thousand gates.

Internal structures of macro cells and connections between them can be programmed.

Example: Atmel ATF1500 32 input/output + 4 inputs

32 PLDs (macro cell).

http://www.faculty.itu.edu.tr/buzluca http://www.buzluca.info



2011-2015 Dr. Feza BUZLUCA

5.31

Digital Circuits

Field-Programmable Gate Array - FPGA

They contain many logical blocks and interconnections between these blocks.

Can be erased and programmed many times.

Number of logical gates is between several thousands and several millions.

Can be used to implement complex digital circuits (for example special purpose microprocessors).

Compared to CPLDs FPGAs are more flexible and they can implement more complicated circuits.

But their delay cost is higher.

Example: Atmel AT6010

204 input/output 30000 gates