Permalink
Browse files

arm64jit: Avoid spilling an extra reg for lwl/lwr.

It's only needed for swl and swr.
  • Loading branch information...
unknownbrackets committed Jan 1, 2018
1 parent 8ffb010 commit d8d174fa2b34bb23bbe42eceee514d0decbcc89d
Showing with 1 addition and 1 deletion.
  1. +1 −1 Core/MIPS/ARM64/Arm64CompLoadStore.cpp
@@ -180,7 +180,7 @@ namespace MIPSComp {
gpr.SpillLock(rs);
// Need to get temps before skipping safe mem.
ARM64Reg LR_SCRATCH3 = gpr.GetAndLockTempR();
ARM64Reg LR_SCRATCH4 = gpr.GetAndLockTempR();
ARM64Reg LR_SCRATCH4 = o == 42 || o == 46 ? gpr.GetAndLockTempR() : INVALID_REG;
if (!g_Config.bFastMemory && rs != MIPS_REG_SP) {
skips = SetScratch1ForSafeAddress(rs, offset, SCRATCH2);

0 comments on commit d8d174f

Please sign in to comment.