



Hochschule
Augsburg University of
Applied Sciences

The *ASTERICS* Book

User and Reference Guide for the
*Augsburg Sophisticated Toolbox for Embedded Realtime Image
Crunching Systems (ASTERICS)*

Michael Schäferling, Julian Sarcher, Alexander Zöllner,
Philip Manke and Gundolf Kiefer

With contributions from:
Michael Zink

Hochschule Augsburg – University of Applied Sciences
Efficient Embedded Systems Group

<http://ees.hs-augsburg.de>

Version 0.0.6
September 3, 2020



This work is licensed under the Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-sa/4.0/> or send a letter to Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.

Document History

Version	Date	Description
0.0.1	2017-08-15	Set up document format
0.0.2	2019-06-19	New release alongside a new public version of ASTERICS
0.0.3	2019-11-07	Clean up Makefile and fix title page (full version)
0.0.4	2020-06-02	Extend chapter 6.2: Pipeline generator features for Automatics
0.0.5	2020-06-30	Add user guide for Automatics (Section 2.3); Revise chapter 6
0.0.6	2020-07-10	Extend user guide (Section 2.3); Extend reference system chapter

About this Document

This document is an attempt to collect all relevant information about the *ASTERICS* framework - concepts, usage, development and reference guides - handy in one place.

It is a "living document", which is maintained and developed by the *ASTERICS* community in a self-organized way. Its quality relies on the contributions of all those many developers contributing to the framework. The *ASTERICS* Book is distributed "as is" without any warranty regarding correctness or completeness of information.

Everybody using *ASTERICS* is welcome to help improving this book. Please send your contributions or suggestions for improvement to:

Philip Manke	<philip.manke@hs-augsburg.de>
Michael Schäferling	<michael.schäferling@hs-augsburg.de>
Gundolf Kiefer	<gundolf.kiefer@hs-augsburg.de>

Contents

I. User and Developer Guide	1
1. Overview	2
1.1. Background	2
1.2. What is <i>ASTERICS</i>	3
1.2.1. Overview	3
1.2.2. Interfaces	3
1.2.3. Basic Modules	4
1.2.4. Sophisticated Modules	5
1.2.5. Tools	5
1.2.6. Software Stack and Options	5
1.3. Organization of this Document	5
1.4. Further Reading	6
1.5. Terminology and Conventions	7
1.5.1. Terminology	7
1.5.2. Conventions	7
2. Using <i>ASTERICS</i>	8
2.1. Installation	8
2.2. Getting Started with the Supplied Demo Systems	8
2.2.1. Automated Build Process	8
2.3. How to Design <i>ASTERICS</i> Systems	10
2.3.1. Design Flow Overview and Terminology	10
2.3.2. Settings up a new Project with Automatics	13
2.3.3. Adding Modules to the <i>ASTERICS</i> Chain	14
2.3.4. Configuring <i>ASTERICS</i> Modules	16
2.3.5. Describing Connections	17
2.3.6. 2D Window Pipeline Subsystems	20
2.3.7. Advanced Configuration Using Signals and Module Groups	24
2.3.8. Selecting Output Products and Running the Synthesis Toolchain	25
2.3.9. Software Development	26
2.3.10. Simulating and Debugging <i>ASTERICS</i> Chains	29
2.3.11. Manually Modifying an <i>ASTERICS</i> System	29
3. Developing <i>ASTERICS</i>	30
3.1. Organization of the GIT repositories	30
3.2. License and Copyright	30
3.3. The <i>ASTERICS</i> Source Tree	31
3.4. Coding Conventions	31
3.4.1. C Code	31

3.4.2.	VHDL Code	34
3.4.3.	Python Code	40
3.4.4.	Coding Style Guidelines	40
3.4.5.	File Structure	41
 II. Reference Guide		 42
 4. The <i>ASTERICS</i> Software Stack		 43
4.1.	Overview on the <i>ASTERICS</i> Software Stack	43
4.2.	The <i>ASTERICS</i> Support Library (ASL)	43
4.3.	Contents of an <i>ASTERICS</i> Support Package (ASP)	44
4.4.	Transferring Data between Hardware and Software	45
4.4.1.	Brief Description	46
4.4.2.	Manual Data Transfer Management	46
4.4.3.	POSIX-like Data Transfer Management	46
4.5.	The Linux Kernel Driver	47
4.5.1.	Brief Description	47
4.5.2.	Architecture	47
4.5.3.	Compile-Time Options	49
4.5.4.	Register-based IO Device	50
4.5.5.	I2C Device	51
4.5.6.	Memory IO Device	51
4.5.7.	Memory Mapped IO Device	55
4.5.8.	Control Device	58
4.5.9.	Interrupts	60
4.5.10.	Driver Initialization and Deinitialization	62
4.5.11.	Application Notes	62
 5. Interfaces		 64
5.1.	General Interfaces	64
5.1.1.	Common Control and Status Registers	64
5.1.2.	Error Handling	66
5.1.3.	Module and Chain Reset Behavior	66
5.1.4.	Version Management	66
5.1.5.	<i>i2c</i> Bus Master for Module Configuration	66
5.1.6.	Generic Register Interface for <i>ASTERICS</i> Modules	68
5.2.	Common Per-Module Signals	72
5.2.1.	Signal Overview	72
5.2.2.	Module Reset and Error Handling	74
5.2.3.	Module Flushing	74
5.3.	The <i>ASTERICS</i> Streaming Interface (<i>as_stream</i>)	74
5.3.1.	Signal Overview	74
5.3.2.	General Design Rules	76
5.3.3.	Error handling	77
5.3.4.	Stall Mechanism	77

5.4.	The <i>ASTERICS</i> 2D Window Filter Interface (<code>as_window</code>)	78
5.4.1.	Signal Overview	78
6.	Tools	80
6.1.	Automatics - The Chain Generator	80
6.1.1.	User Guide	80
6.1.2.	<i>ASTERICS</i> Module Browser	85
6.1.3.	Default Behaviour	86
6.1.4.	2D Window Pipeline Generator Extension	87
6.1.5.	Quirks of Automatics	92
6.1.6.	Automatics Objects	92
6.1.7.	Integrating New Modules for Use with Automatics	104
6.1.8.	List of Methods for Use in the Chain Description Script	109
7.	Basic Modules	124
7.1.	<code>as_global_processing</code>	124
7.1.1.	Brief Description	124
7.1.2.	Register Interface	124
7.2.	Input/Output Modules	124
7.2.1.	<code>as_memreader</code>	124
7.2.2.	<code>as_memwriter</code>	134
7.3.	<code>as_memio</code>	147
7.3.1.	Brief Description	147
7.3.2.	Architecture	148
7.3.3.	Compile-Time Options	148
7.3.4.	Behavior	149
7.3.5.	Application Notes	152
7.4.	Converters and Adapters	153
7.4.1.	<code>as_collect</code>	153
7.5.	2D Window Modules	153
7.6.	<i>i2c</i> Bus Master	154
7.6.1.	General Overview of Features and Limitations	154
7.6.2.	The Hardware	155
7.6.3.	The Software Driver	164
7.6.4.	Quirks of <code>as_iic</code>	165
7.7.	The <i>VEARS</i> module	165
7.7.1.	Brief description	165
7.7.2.	The Hardware	166
7.7.3.	The Software Driver	170
8.	Complex Modules	171
9.	Systems	172
9.1.	<code>as_refdesign_zynq</code>	172
9.2.	<code>as_refdesign_canny</code>	173
	Bibliography	176

Part I.

User and Developer Guide

1. Overview

by Gundolf Kiefer, Michael Schäferling, Alexander Zöllner

1.1. Background

As FPGAs are growing in their capacities, hardware structures of increasing complexity can be implemented. This allows to map more sophisticated algorithms to these structures, enabling ever more complex applications. Due to the wide range of algorithms and their varying requirements on resources and architecture, utilizing heterogeneous platforms is becoming increasingly popular. These allow to utilize powerful hardware/software codesigns, by utilizing dedicated hardware structures along with a complex software stack, as well as a full-featured operating system. Modern systems-on-chips (SoCs) even allow to integrate these codesigns on a single chip.

Computer Vision (CV) has been a significant area of research for quite some time and has already benefited various fields of industry, such as detecting faulty parts built by automatized production lines. Advances in technology within recent years also enabled using CV for embedded applications, such as advanced driver assistance systems, which use CV for line and traffic sign recognition. These tasks are also indispensable for autonomously driven cars. Another application is validating the status of a construction site's progress, such as determining the number and location of pipework installation within ship and plant constructions. Here, CV is used for tasks such as detecting geometric primitives and translating them to the actual objects for a CAD model.

However, CV is still a computational and resource demanding task, which is expected to no longer be automatically solved by more powerful processors becoming available due to reaching technological limits in foreseeable future. Rather, innovative and efficient structures have to be developed to further advance the fields of application using CV. The *ASTERICS* framework already offers dedicated hardware structures for speeding up CV tasks by simultaneously using only little resources. Exemplary structures include an implementation of a Hough Transform variant for detecting arbitrary objects and lines [1] and a pipeline-based architecture for applying 2D window filters on images [2], with more hardware structures being continuously added.

In order to seamlessly integrate *ASTERICS* into CV applications and reducing development time, a full-featured software stack is also provided, which can be integrated into an operating system. Further, integration into the Robot Operating System (ROS) is offered and integration into the commonly used OpenCV library is actively being worked on.

The main goal of *ASTERICS* is speeding up and enhancing CV applications in a convenient and efficient manner by utilizing its hardware structures along with its software stack.

1.2. What is *ASTERICS*

1.2.1. Overview

ASTERICS is an open toolbox for building hardware accelerated image processing chains [7]. Therefore, hardware designs for an increasing range of algorithms are offered, which are developed in the form of self-contained modules. This allows to combine them to arbitrary image processing chains in a modular manner, in order to meet the requirements of a certain application. *ASTERICS* also contains a number of software drivers and utilities for interfacing its hardware modules. In order to cover a wide range tasks, *ASTERICS* covers all categories for image processing, namely *point operations*, *window filter operations*, *semi-global/patch-based operations* and *global operations* [2]. Figure 1.1 shows an exemplary image processing chain, where critical aspects of the image processing task is sped-up in hardware. The results are passed to software using main memory for further processing or may be displayed on a monitor.




Figure 1.1.: Example *ASTERICS* system

1.2.2. Interfaces

ASTERICS utilizes a modular principle for combining its modules to arbitrary image processing chains. Great effort has been made to create a set of interfaces for defining the inter-module communication and hardware-software interaction to guarantee a certain behavior within the processing chain and to prevent data loss. The interfaces of *ASTERICS* are organized as following:

- General Interfaces (Chapter 5.1)
- Common Per-Module Signals (Chapter 5.2)
- The *ASTERICS* Streaming Interface (`as_stream`) (Chapter 5.3)
- The *ASTERICS* 2D Window Filter Interface (Chapter 5.4)

1.2.2.1. General Interfaces

This type of interfaces covers general concepts for interaction between hardware and software for a single module as well as a processing chain as whole. Here, the software is accessing the hardware for obtaining status information and influencing the behavior of the hardware. This includes the types of errors which may occur within the hardware which have to be addressed by software and the expected behavior of the hardware in case the software *resets* single modules or the processing chain as a whole. Additional topics are the version management and the i2c bus interface for communicating with external hardware components, which are not part of the programmable logic.

1.2.2.2. The Common Per-Module Signals

These interfaces are used for hardware internal communication to request status information and trigger certain operations, which affect modules as a whole. These status information include the `READY` signal, which indicates whether the hardware module is currently operable or the `SYNC_ERROR` which signals that data has been lost at some point during operation. Regarding the operations affecting modules as a whole, signals such as `RESET` and `FLUSH` may be present for the module.

The aforementioned interfaces can either be utilized by other *ASTERICS* hardware module or by some logic for controlling the entire image processing chain, e.g. to reset all modules at once.

1.2.2.3. The *ASTERICS* Streaming Interface (`as_stream`)

Signals which are required for controlling the actual data transfers between hardware modules, e.g. the inter-module communication, are summarized here. The signals `DATA` and `STROBE` are used for setting up the most basic data transfers. The `as_stream` interface defines additional signals, mainly for synchronization to provide more detailed information about the data layout, e.g. `HSYNC` for indicating the start of a new line. Additionally, the `STALL` signal is defined by the `as_stream` interface for requesting to temporarily suspend data transfers, in case data is processed at a varying pace across hardware modules.

1.2.2.4. The *ASTERICS* 2D Window Filter Interface

This type of interface defines a set of signals for hardware modules which operate on a 2D sliding window buffer.

1.2.3. Basic Modules

ASTERICS offers a wide range of hardware modules for building image processing chains. Modules who fulfill a less complex or common task are categorized as basic modules within *ASTERICS*. The memory modules for transferring data between hardware and software (`as_memreader/-writer`), converters (`as_invert`) or adapters (`as_disperse/as_mux`) fall into this category. Although there is no set rule or checklist for defining *basic modules* within *ASTERICS*, modules belonging to this category are usually not particularly relevant for the image processing task itself but rather serve a supporting role. For this reason, multiple instances of modules of this type can be commonly found across an image processing chain.

The currently available basic modules of *ASTERICS* are presented in detail in chapter 7. Some modules may not yet be publicly available due to being currently in development or being in the staging process to be released. In case you cannot find the documentation for a specific module, please contact one of the authors. Depending on the stage of the module, its documentation (if already available) or further information regarding the module will be provided.

1.2.4. Sophisticated Modules

Contrary to basic modules, sophisticated modules serve a distinct image processing task which is rather complex and requires a dedicated hardware design in order to be performed efficiently regarding resource consumption and processing speed. Modules belonging to this category are for example the *Universal Hough Transform* (`as_uht`), the *Non-Linear Image Transformation* (`as_nitra`) or the *Canny Edge Detector* (`as_edge_and_scale`). Due to their unique design and efficient implementation, there is usually also one or more scientific publications associated with the module.

A detailed description of the sophisticated modules of *ASTERICS* are presented in chapter 8. Some modules may not yet be publicly available due to being currently in development or being in the staging process to be released. In case you cannot find the documentation for a specific module, please contact one of the authors. Depending on the stage of the module, its documentation (if already available) or further information regarding the module will be provided.

1.2.5. Tools

A tool is a piece of software, which aids its user at a regularly required or tedious task regarding building or using an image processing chain as a whole or certain aspects of it. Tools are usually script-based and perform their task in a (semi-)automatic manner. An exemplary tool is the *2D Pipeline Generator* for building 2D-sliding window buffers along with required interfaces for accessing the data.

A detailed documentation of the available tools of *ASTERICS* are provided in chapter 6.

1.2.6. Software Stack and Options

The software stack is an accumulation of software drivers for the various modules of *ASTERICS*, abstraction layers from vendor and platform dependencies and definitions of the actual image processing chain as well as the environment of the software. The contents of the software stack allows to operate any *ASTERICS*-based image processing chain in a convenient manner bare-metal and applications with operating system support.

The contents of the software stack and data transfer schemes are outlined in chapter 4.

1.3. Organization of this Document

This document is divided in two parts. The first part is a user guide and contains all material necessary to understand the basic concepts and to get started using *ASTERICS* or eventually developing new *ASTERICS* modules or tools.

-
- Chapter 1 gives an overview on the *ASTERICS* project as a whole.
 - Chapter 2 contains all information necessary to start using *ASTERICS* and to develop systems containing *ASTERICS* chains.
 - Chapter 3 contains all information required to contribute to the *ASTERICS* project by developing new modules or tools.

The second part serves as a reference guide.

- Chapter 4 describes the organization of the highly configurable and portable software stack together with all aspects related to the hardware-software interfaces.
- Chapters 5, 6, and 7 refer to the three main dimensions of *ASTERICS* and give a reference on the interfaces, tools, and commonly used modules, respectively.
- Chapter 8 gives an overview of the more complex modules of *ASTERICS* , such as feature detection or object recognition.
- Chapter 9 lists a number of "ready-to-use" systems, deploying a specific *ASTERICS* chain.

In summary, if you are...

- ... new to *ASTERICS* and want to learn about its capabilities and get the demos running on your computer, you should read Chapter 2.
- ... a new member or partner of the *Efficient Embedded Systems (EES)* group or for some other reason plan to work on the *ASTERICS* framework, you should read Chapter 3 to get acquainted with the code organization of the project.
- ... already an experienced *ASTERICS* developer, you will certainly always remember that Chapters 4 through 9 serve as a reference manual where you can find any information you may ever need. However, the evolution of this document itself is part of the *ASTERICS* development process. If you come across anything missing or outdated, you will also certainly feel the responsibility to add or correct the missing information.

1.4. Further Reading

Although the present document covers most information required for utilizing and developing for *ASTERICS* , there are also a number of additional resources available. These resources mainly address more general topics regarding *ASTERICS* .

- The [ASTERICS homepage](#) of the *EES* group introduces the framework and lists recent work.
- The [ASTERICS wiki](#) page gives a detailed overview of the framework's structure. The source code can also be obtained from here.
- The source code of the *ASTERICS* modules (hardware and software) is documented by [Doxygen](#).

-
- The various concepts and ideas revolving around *ASTERICS* are presented in a series of *publications*. These comprise, among others, a configurable architecture for the *Generalized Hough Transform* [1], a pipelined architecture for *feature detection* [2] as well as a module for removing distortion and rectifying images [3].

1.5. Terminology and Conventions

1.5.1. Terminology

An *ASTERICS module* is an image processing module, which may be implemented in hardware, in software, or in a combination of both. Modules primarily implemented in hardware (e. g. filter modules) are referred to as *hardware modules*, those primarily implemented in software (e. g. `as_memio`) are referred to as *software modules*.

An *ASTERICS chain* is a complete sub-system of connected *ASTERICS* modules, typically implementing one or even multiple complete image processing chains. At system level, an *ASTERICS chain* is represented by an IP core on the hardware side and by an *ASTERICS Support Package* in the software side.

1.5.2. Conventions

Throughout this book, the following conventions are used:

- Signal, variable or function names that can also be found in the code, are written in a **typewriter font**. Hardware signals are written in `UPPER_CASE`, C code functions and module names in `lower_case`.
- *Italic font* is used for emphasis.
- **Bold font** is used for definitions.

2. Using *ASTERICS*

by Michael Schäferling, Gundolf Kiefer, Philip Manke

2.1. Installation

The installation process currently just comprises cloning the *ASTERICS* GIT repository (Chapter 3) or extracting a repository snapshot. There are no further installation steps required, but this is likely to change in the near future (due to the fact that there's a lot of ongoing development, especially in the field of the *ASTERICS* tools).

2.2. Getting Started with the Supplied Demo Systems

The *ASTERICS* framework provides demonstration systems to get in touch with the concepts of the framework and its modules. They also may be used as a basis for further development.

Demo systems are equipped with a **Make** based build system. With this, a specific *ASTERICS* chain is prepared, which then is integrated into the system during the build step. Also, within the build step the needed software for proper operation is also supplied. Finally, the demo systems can be put into operation on the specific board.

At the moment, only the system contained in "`systems/as_refdesign_zynq/`" is up to date and fully supported. We strongly recommend using this system to evaluate *ASTERICS* and to use this as a basis to develop your own system. It was tested using Vivado versions 2017.2, 2018.3 and 2019.1. The other systems were built using older Vivado versions and older versions of the *ASTERICS* modules and may no longer be functional.

For more information, read the **README** file in the root directory of the respective demo system and section 2.2.1.

2.2.1. Automated Build Process

In section 6.1.1 a short user guide describes the necessary steps for building the demo system `as_refdesign_zynq` with a focus on the *ASTERICS* system generator *Automatics*. Here, *Automatics* is described in less detail with more focus on the build process itself. The following prerequisites are necessary to build and use the demo system:

- Linux based operating system (Microsoft Windows and MAC OS have not been tested).
- Python version ≥ 3.5 . Necessary to run *Automatics*, the *ASTERICS* system generator.

-
- An *ASTERICS* installation.
 - (optional) A Xilinx Vivado and XSDK installation. This is needed if you want to evaluate the system on a supported board. Note that the automated process is currently only available for the Xilinx toolchain.
 - (optional) A hardware target. To run the demo system as is, the Zybo¹ board and an OmniVision OV7670 camera module are required. Necessary cable drivers and board files need to be installed. For other hardware targets, the constraint files and the Vivado project (block design) need to be modified manually.
 - (optional) To view the demo system in action, a monitor with a VGA or HDMI input connected to the hardware is required.

NOTE: If your Linux distribution does not support the `source` command by default (Ubuntu, Debian, ...), it does not use *bash* as the standard shell. You need to either modify this setting system-wide or explicitly run each of the files that is passed to the `source` command in the steps below.

Follow the following steps to build the demo system "`as_refdesign_zynq/`", located in `asterics/systems/`:

1. Get the latest snapshot of the GIT repository from:
<http://ees.hs-augsburg.de/asterics/>
2. Extract the snapshot to your preferred installation directory and move into the directory containing the `asterics` folder using your preferred console application.
3. Set up a workspace directory and move into it:

```
> mkdir asterics-workspace && cd asterics-workspace
```
4. Copy the directory `asterics/systems/as_refdesign_zynq/` to your workspace:

```
> cp -a ../asterics/systems/as_refdesign_zynq/ .
```
5. Optional: If you intent to build the Vivado IP-Core (also needed to build the whole system), you need to source your Vivado installation:

```
> source <VIVADO-DIR>/settings64.sh
```
6. Source *ASTERICS* by running:

```
> source ../asterics/settings.sh
```
7. Move into `as_refdesign_zynq/` in your workspace:

```
> cd as_refdesign_zynq
```
8. Now you can build the system. Different targets are available, depending on the tools at your disposal:

¹<https://store.digilentinc.com/zybo-zynq-7000-arm-fpga-soc-trainer-board/>

-
- a) You can generate only the *ASTERICS* source files using:

```
> make asterics_core
```

- b) If Vivado is available, you can generate the *ASTERICS* IP-Core (to be used in a Vivado project) using:

```
> make asterics_vivado_cores
```

- c) You can build the entire FPGA project (after the Vivado IP-Core was generated, see above), using:

```
> make build_system
```

Note that this will take some time, depending on the capabilities of your development system.

- d) If you have a ZyboBoard and OV7670 image sensor board handy, you can program the hardware and software onto the target boards FPGA by running:

```
> make run
```

- e) Alternative to b) - d): To build, implement and compile the hardware and software and flash it onto the board in one step, you can execute:

```
> make build_and_run
```

or

```
> make all
```

2.3. How to Design *ASTERICS* Systems

by Philip Manke

The *ASTERICS* system generator tool *Automatics* automates most of the process of generating an *ASTERICS* system and packaging it into an IP-Core and is the official way to create *ASTERICS* systems. *Automatics* requires Python version 3.5 or newer to be installed on your system.

2.3.1. Design Flow Overview and Terminology

To start working with *ASTERICS*, first an *ASTERICS* installation must be procured. For instructions refer to section 2.1.

Generally, we recommend using a Linux based operating system for working with *ASTERICS*, as most tools are used on the command line and Makefiles are supplied to automate portions of the process of building *ASTERICS* systems. Furthermore, MAC OS and Microsoft Windows have not been tested.

Terminology

- ***ASTERICS*** : The entire framework. This includes everything within the git repository.
- ***ASTERICS* Installation:** A local copy of the *ASTERICS* git repository at a known location.
- ***ASTERICS* Settings File:** A short script that is used to set certain environment variables required by some tools to function correctly and be available from the command line. Used best with the `source` command.
- **IP-Core:** An Intellectual Property - Core (IP-Core) is a packaged hardware and software subsystem for integration into a larger system.
- **Hardware Module:** A module with purely hardware source files.
- **Software Module:** A module with purely software source files.
- ***ASTERICS* Module:** A hardware and / or software module included with *ASTERICS* . These modules are manually developed and provide common functionality. They may describe image processing operations, common data management tasks, infrastructure or support other modules similar to a library. They are contained in the `modules` folder.
- **Module Repository:** A directory containing *ASTERICS* modules using the file structure laid out in section 3.3.
- ***ASTERICS* Chain / *ASTERICS* System / *ASTERICS* IP-Core:** A specific configuration built from *ASTERICS* modules, comprising both hardware and software. It must be integrated into a larger system to be synthesized and programmed onto an actual hardware target. These terms are often used interchangeably, though generally *ASTERICS* chain specifically refers to the concept of the *ASTERICS* subsystem of modules, *ASTERICS* system may also refer to a larger system that has an *ASTERICS* chain integrated into it and *ASTERICS* IP-Core may refer specifically to an *ASTERICS* chain that was packaged to an IP-Core to be integrated into a larger system.
- **Generic:** A configuration parameter for an *ASTERICS* module. This name comes from the hardware description language VHDL, that all modules are written in.
- **Port:** A single input or output for data or control signals of a hardware module.
- **Interface:** A standardized arrangement of ports. The name, data type, direction and function of each port is defined.
- **Automatics:** The *ASTERICS* system generator tool.
- **Chain Description Script:** Build instructions for Automatics in Python syntax to build an *ASTERICS* chain.

-
- **Module Specification Script:** A small Python script providing meta-information for each *ASTERICS* module. Automatics requires this script to analyse an *ASTERICS* module - one script per module.
 - **2D Window Pipeline:** A hardware architecture for the efficient implementation of sliding window buffers, required by systems with multiple window modules.
 - **Window Module / Filter Module:** An *ASTERICS* module for use within a 2D Window Pipeline. This kind of module has a special input port to receive multiple pixels from different locations in the image simultaneously.

***ASTERICS* Design Flow**

The following list describes the broad steps of the typical design flow for *ASTERICS* systems:

1. The process of using *ASTERICS* always begins with sourcing the *ASTERICS* settings file, as described in section 2.2.1.
2. We recommend to start the command line interface (CLI) or the graphical version (GUI) of the *ASTERICS* module browser to get an overview of available *ASTERICS* module, their interfaces, ports and configuration generics. Using the tools, *ASTERICS* modules for use in the processing chain and functionalities that may require new modules are identified.
3. To get started quickly, we recommend to copy an existing system from `asterics/systems/`. At least a new (blank) chain description script for the *ASTERICS* chain and any hardware specific files, such as constraint files, are required.
4. To describe your system using Automatics, the chain description script must be edited. In the example system it can be found in `as_refdesign_zybo/asterics/image_differencing/asterics-gen.py`
5. Using a module browser (GUI or CLI) to identify the names of the desired modules they are added to the chain description, configured and connected with each other.
6. If hardware modules not provided by *ASTERICS* are to be used:
 - a) The module source files are organized in a separate module repository, according to the file structure laid out in section 3.3.
 - b) A module specification script is created for the module detailed in section 6.1.7.
 - c) The module browser is used to analyze the modules by adding the module repository. The modules are inspected to make sure they were analyzed correctly.
 - d) The module repository import is added to the chain description script.
7. Desired output products are added to the chain description script and Automatics is run.
8. The generated hardware files may be inspected for any errors.

-
9. If the Xilinx toolchain is used, Automatics can automatically package the *ASTERICS* chain as a Vivado-compatible IP-Core, otherwise the resulting hardware and software files have to be packaged manually.
 10. The *ASTERICS* IP-Core is integrated into the larger system. *ASTERICS* provides AXI slave and master ports for communication.

These major steps are described in detail in the following subsections.

2.3.2. Settings up a new Project with Automatics

This section details the typical steps necessary to set up a new project using Automatics.

Prerequisites:

- A Linux based operating system. We recommend Debian or Debian based distributions.
- An *ASTERICS* installation (refer to section 2.1)
- Python 3.5 or newer
- (recommended) The Bourne-Again Shell (bash)
- (recommended) For module browser: Python package `ipython` (version ≥ 2.4)
- (recommended) For graphical module browser: QT5 (version ≥ 5.5) and the accompanying Python package `pyqt5` (version ≥ 5.14)
- (optional) For chain visualization: GraphViz tool (version ≥ 2.38) and accompanying Python package `graphviz` (≥ 0.8)

Setup Steps:

1. Open a command line interface (preferably using `bash`)
2. Source the *ASTERICS* settings file in the installation directory using:

```
> source <path to installation>/settings.sh
```

3. Create a new project directory and change into it:

```
> mkdir <new project system name>
> cd <new project system name>
```

4. Create a new chain description script:

```
> touch asterics-gen.py
```

5. Open the chain description script in your editor of choice. We recommend a Python-capable IDE, with the Automatics source files added to the list of auto-complete sources for the best experience.

The entire *ASTERICS* chain will now be described in the chain description script using Python commands. Using Automatics with this description, all necessary hardware files implementing the described chain will be generated and all module source files necessary to implement and use the chain will be collected.

To get started with the chain description script, the following two lines need to be added:

```
1 import asterics
2 chain = asterics.new_chain()
```

The first line imports the `asterics` Python module. This makes the highest level functions of Automatics available in the rest of the file. The second line makes use of the `asterics` Python module, creating a new `chain`. Writing `chain` to the left of the equals sign, assigns the newly created chain to the keyword (variable) `chain`. Using `chain`, the rest of the *ASTERICS* chain can now be described.

Configuring Automatics for the Hardware Target

By default Automatics is configured to generate IP-Cores compatible with ZYNQ-7000 series FPGA-SoCs by Xilinx, specifically, the ZYBO development board by Digilent Inc is used as the reference board.

Certain parameters have to be explicitly provided in the chain description script to target a different FPGA.

The following commands are provided by Automatics:

- `chain.define_hardware_target("partname", "design name", "board")`
This command defines which FPGA part the generated IP-Core is compatible with ("partname"), the internal name of the packaged IP-Core ("design name") and the specific FPGA board it is packaged for ("board"). These parameters only apply to automatic IP-Core packaging using Automatics and Xilinx Vivado.
- `chain.set_ipcore_name("name", "description")`
This command sets display name of the packaged IP-Core ("name") and its description ("description"). These values will be visible in the IP Repository of Xilinx Vivado. These parameters only apply to automatic IP-Core packaging using Automatics and Xilinx Vivado.
- `chain.set_asterics_base_address(<address>, <address space size>)`
This command changes the base address and optionally the size of the address space for the *ASTERICS* IP-Core. The base address is required as the slave register manager of *ASTERICS* requires to know the base address in order to decode them. The address space size has no impact on the hardware generated. Automatics uses it to warn the user if too many registers are present in an *ASTERICS* chain, not mappable to the register address space.

2.3.3. Adding Modules to the *ASTERICS* Chain

An *ASTERICS* chain consists of *ASTERICS* modules that each fulfill cohesive tasks to comprise a complete image, video or general data processing system. Modules may

have tasks such as data management, general infrastructure, image processing, general processing, etc.

The *ASTERICS* installation provides a collection of modules, free to use. To browse the available modules in a graphical user interface using QT5, use:

```
> as-module-browser
```

Alternatively, a command line interface is available with:

```
> as-module-browser-cli
```

Once a desired module is determined, it can be added to the *ASTERICS* chain using the following command:

```
1 module = chain.add_module("entity name")
```

To tell Automatics which module should be added to the chain, provide the entity name of the module to the command `add_module`. Both the CLI and GUI module browser list this name for each module. As with the chain object, the newly added module is also assigned to a new keyword, so it can be referenced later in the chain description script. Use a short but memorable and easily identifiable name for each module you add to the chain, for example:

```
1 result_writer = chain.add_module("as_memory_writer")
```

Additionally, two further parameters can be provided to the command `add_module`:

The second parameter, `user name`, will optionally name the hardware module instantiated in the generated files. Signals that connect from the module will also be generated with the provided name included, making the generated code easier to read and especially making it easier to distinguish external interfaces of the resulting IP-Core.

The third parameter, `repo_name`, optionally defines from which module repository the requested module should be selected. It is only necessary to define the repository, if two modules with the same `entity name` exist, for example, if a modified version of a standard *ASTERICS* module exists.

The `add_module` command with all three parameters may look like this:

```
1 camera = chain.add_module("as_sensor_ov7670", "cam0", "default")
```

If custom modules are to be used with Automatics, they first have to be imported. To import new modules to Automatics, the following command is used in the chain description script:

```
1 asterics.add_module_repository("path", "repository name")
```

The parameter `"path"` of the command tells Automatics, where to look for new modules. The path to a directory that is organized in the same way as the `modules` directory of *ASTERICS*, as described in section 3.3, should be provided. The parameter `"repository name"` is optional and can be set to any name desired. It may prove useful to differentiate between multiple imported module repositories, as specific repository can be defined when using the `add_module()` command is used. The command can be used at any point after `import asterics` in the chain description script, however, we recommend putting it before the command creating a new chain.

2.3.4. Configuring *ASTERICS* Modules

This section gives a basic overview of the most common configuration options for *ASTERICS* modules. Section 2.3.5.1 provides a short example script with valid configuration commands.

Configuring Module Parameters: Generics

Modules added to the chain can be configured with their own parameters, using *Generics*. Each module has a different set of generics, most with default values, if they are not explicitly assigned a value in the chain description script.

The generics and their default values of a module are available using a module browser or by directly consulting the source code of the module. The effect of each generic is currently only explained either in the source code of the module or in the reference of the module in this manual.

Assigning a new value to the generic is done using the following command:

```
1 module.set_generic_value("GENERIC NAME", "value")
```

To tell Automatics which generic to modify, the `GENERIC NAME` specifies the generic using its name as it appears in the source code. The module browsers list the generic's names for all modules.

The `value` is what the generic will be assigned. This parameter can be any number (integer or float) or string.

Note: The value provided for the `value` parameter will be directly written into the generated source code. For example: To set the generic `KERNEL_TYPE` of the module `conv_filter` to `"laplace"`, the following command has to be used:

```
1 conv_filter.set_generic_value("KERNEL_TYPE", ' "laplace" ')
```

Note how the double quotes of the value `"laplace"` are only carried over to generated VHDL code if they are inside a string themselves, by using single quotes to encompass the entire value. The same can be achieved using triple double quotes: `""" "laplace" """` or by escaping the double quotes: `"\"laplace\""`. Similarly, for `std_logic` values, delimited in VHDL by single quotes, these have to be encased in double quotes in the chain description script, for example:

```
1 module.set_generic_value("EXAMPLE_GENERIC", "'0'")
```

Configuring Module Ports

For some ports of modules you may want to assign a static value, for example if the functionality of the port is not used in the specific chain that is described. By default Automatics will assign a *neutral value* to ports that are left unconnected. This value depends on the data type and direction of the port, for further details, refer to section 6.1.3. To assign a static value to a port, use the following command:

```
1 module.set_port_fixed_value("port name", value)
```

To tell Automatics which port should be modified, the name of the port must be provided as the first parameter to this command. To assure that the correct port is selected, the full name of the port should ideally be provided. As with assigning values to generics, the value of the parameter `value` will be directly inserted into the generated VHDL code

and must therefore follow VHDL syntax. The following are examples for the correct use of the command:

```
1 result_writer.set_port_fixed_value("mem_req_ack", "'1'")
2 image_reader.set_port_fixed_value("stall_out", "open")
3 edge_filter.set_port_fixed_value("threshold", 'X"C418"')
4 inverter.set_port_fixed_value("data_in", "s_camera_data(7 downto 0)")
```

Furthermore, ports may also be configured to face the outside of the entire *ASTERICS* chain. For example, if an external device, such as a video camera, is to be connected to the *ASTERICS* chain, the module that should be connected to the device needs to provide the necessary ports for it. These ports must be available as ports of the *ASTERICS* IP-Core, at the highest level of the chain, or *external*. For this and similar purposes, ports can be *made external* using the following command:

```
1 module.make_port_external("port name", value)
```

To tell Automatics which port of the module to modify, the port's name must be provided as the first parameter for this command. The second parameter is optional and by default is taken to be set to `True`. If set to `True`, the command will make the port external. If set to `False`, the command can make reverse the effect of making a port external. Some ports are set to be external by default, this command can make these ports "internal" again. The following are examples for the correct use of the command:

```
1 result_writer.make_port_external("flush")
2 camera.make_port_external("data_in", True)
3 image_reader.make_port_external("flush_in", False)
```

Configuring Module Interfaces

An interface of an *ASTERICS* module is a collection of ports. As with ports, an entire interface may also be configured to face the outside of the *ASTERICS* chain to be connected with other IP-Cores or external devices later. For this a similar command is available:

```
1 module.make_interface_external("interface name", "direction",
2                               "interface type", value)
```

To tell Automatics which interface to modify, the first three parameters are used to provide identifying information about the interface. The interface's name suffices in many cases, which is why the other parameters are optional. If the name is ambiguous, the interface's direction and type should be provided to uniquely identify the desired interface. The parameter `value` can be used to invert the functionality of this command, making already external interfaces internal, by setting the parameter to `False`.

2.3.5. Describing Connections

ASTERICS chains process data that flows through the system in a way akin to a pipeline. Data is passed from module to module, being processed each step of the way. In Automatics, the connections are handled in a per-port manner, each port is connected individually. However, not every connection of every port has to be explicitly described. Section 2.3.5.1 provides a short example script with valid connection commands.

Connection Commands

Automatics provides the following ways to connect ports, entire interfaces and entire modules with each other:

- `module0.connect(module1)`

The most general way to describe a connection. For all unconnected source ports and source interfaces of `module0` a connection with any matching sink port and sink interface of `module1` is attempted. Automatics has several built-in checks to prevent connections between incompatible ports. For example, the port direction and the data type are checked before a connection is committed. Similarly, for interfaces, their direction and interface types are also checked to match. Modules must always be connected in the direction of data flow: The data source module must be to the left of the `connect()` command, the data sink module within the parenthesis of the `connect()` command.

- `module0.get_interface("interface name").connect(module1)`

To more precisely describe a connection of an interface, the command `module.get_interface("interface name", "direction", "interface type")` can be used. The second and third parameters are optional and only required if the interface name alone would be ambiguous. Use a module browser to find interface names, directions and types of modules. The `get_interface()` command followed by `connect()` tells Automatics to apply the connection only to the interface specified. If an entire module is provided for the connection target, Automatics will connect the interface to the first matching interface that is found in the module.

- `module0.get_port("port name").connect(module1)`

To define a single port that should be connected, the `get_port("port name")` command can be used. Use a module browser to find the port names of modules. This command followed by the `connect()` command tells Automatics to apply the connection only to the port specified. If an entire module is specified, Automatics will connect the port to the first matching port of the target module.

- `module0.get_interface("interface name").connect(module1.get_interface("interface name"))`

For precise interface to interface connections, an interface can be provided to the `connect()` as well. In this case, Automatics will only attempt a connection between the specified interface of `module0` and the specified interface of `module1`. For example, the following command will connect the output interface of `camera` with the input of `writer`:

```
camera.get_interface("out").connect(writer.get_interface("in"))
```

- `module0.get_port("port name").connect(module1.get_interface("interface name"))`

This command causes Automatics to attempt connections between the port specified of `module0` and the ports of the interface specified of `module1`. The port will be connected to the first matching port of the interface.

- `module0.get_port("port name").connect(module1.get_port("port name"))`

This command is the most precise connection command, specifying only a source and target port, therefore only a single connection is attempted. This command is

special, as an important check of the connection process is skipped. Specifically, the check for equality of the ports' names, allowing the connection between two ports with different names.

Recommendations and General Rules

The following list contains general rules and recommendations that apply to the `connect()` command:

- Connections to multiple targets, from a port or interface with the direction `"out"` to ports or interfaces with the direction `"in"`, are possible by simply using the two necessary connect commands. Connections from multiple sources to the same target are not allowed as they would in most cases result in problems when synthesizing the resulting hardware description.
- The `connect()` command is mostly direction agnostic. Except when specifying an entire module, the interfaces and ports provided will be internally sorted into source and sink. However, to be more consistent and readable in the chain description script, we strongly recommend to always write the data source, direction `out`, to the left of the `connect()` command and the data sink, direction `in`, within the parentheses of the `connect()` command.
- We recommend to use the commands `get_interface()` and `get_port()` especially for modules with many ports and or interfaces. For simple modules the short-hand command `get()` generally suffices. `get("name", "direction", "interface type")` is a combination of the interface and port specification commands, first searching for an interface of the provided name and then for ports. As it is possible that a port and interface have the same name, using this method is only recommended when used with simple modules or by more experienced users of Automatics.

2.3.5.1. Example Chain Description Script

For complete example chain description scripts, refer to section 6.1.1 and the reference designs provided with *ASTERICS* in `asterics/systems/`.

The following are examples for the correct usage of the `connect()` command in the context of an example chain description script:

```
1 # Setup:
2 import asterics
3 chain = asterics.new_chain()
4
5 # Add modules to the chain:
6 camera = chain.add_module("as_sensor_ov7670")
7 collect = chain.add_module("as_collect")
8 writer = chain.add_module("as_memwriter")
9
10 # Configuration examples using the writer module:
11 # Define generic values
12 writer.set_generic_value("DIN_WIDTH", 32)
13 writer.set_generic_value("MEMORY_DATA_WIDTH", 32)
14 # Configure "flush_in" port:
15 # Make it available in the interface of the IP-Core
```

```

16 writer.make_port_external("flush_in")
17
18 # Connection examples
19 # Connecting camera and collect (interfaces of type "as_stream"):
20 camera.connect(collect)
21 # or
22 camera.get_interface("out").connect(collect)
23 # or
24 camera.get("out", "out", "as_stream").connect(
25     collect.get("in", "in", "as_stream")
26 )
27 # or
28 camera.get_port("data_out").connect(collect.get_port("data_in"))
29 camera.get_port("strobe_out").connect(collect.get_port("strobe_in"))
30 # ...
31 camera.get_port("vsync_out").connect(collect.get_port("vsync_in"))
32
33 # Connecting collect with writer
34 # Valid
35 collect.connect(writer)
36 # Incorrect, not consistent with the direction of data flow
37 writer.connect(collect)
38 # Valid, data flow restriction only applies to modules,
39 #     not interfaces and ports
40 writer.get_interface("in").connect(collect.get_interface("out"))

```

2.3.6. 2D Window Pipeline Subsystems

This section first provides a brief explanation of the concept of 2D Window Pipeline architectures, followed by the steps required to describe a 2D Window pipeline implementation using Automatics. The makeup of window modules and difference to regular *ASTERICS* modules will also be touched upon.

2.3.6.1. What is a 2D Window Pipeline?

The 2D Window Pipeline is a hardware architecture for the efficient implementation multiple sliding window buffers.

Sliding Window Buffers

A sliding window buffer is required for processing modules that need access to multiple pixels of the input image at once. This includes modules that implement image convolution with a kernel, such as Gauss, Sobel and Laplace filters, as well as morphological operations, such as opening and closing and comparison operations such as non-maximum-suppression.

Figure 2.1 shows a representation of a sliding window buffer as it may be implemented in hardware. **FF** stands for Flip-Flop, representing the hardware required to store a single pixel of the image. As the image processing module must have direct and simultaneous access to all pixels in the **Filter Window**, registers composed of flip-flops have to be used to store those pixels. The **Line Buffers** each store the remaining pixels of a single row of the image. For the window size of 3 by 3, as shown in the figure, two complete rows of the image plus three pixels have to be stored in hardware to implement immediate access




Figure 2.1.: Representation of a sliding window buffer with window size 3 by 3.

to all pixels. This **sliding window buffer** effectively implements a hardware component that provides a small section of the image to the processing module. By feeding a pixel stream into the buffer, the section moves across the image one pixel at a time for every pixel inserted into the buffer. As only the last pixel of the line buffer part of the sliding window buffer is required to move the window forward by one pixel, more resource efficient methods to store the data can be used, for example block RAM components.

2D Window Pipelines

Oftentimes, image processing systems may require multiple filter operations that each require access of multiple pixels simultaneously, for example the Canny edge detector. In the case of a simple implementation of a Canny edge detector five processing modules require filter windows of various sizes. Most modules require a window of the image after it was processed by a previous filter module in the image processing chain. For these kind of systems the 2D Window Pipeline architecture can optimize the line buffers required for all of the sliding window buffers. By merging the line buffers and using block RAM memory components to store large amounts of pixel data, the 2D Window Pipeline can substantially reduce the amount of hardware resources required by the sliding window buffers.

Figure 2.2 shows how two sliding window buffers for filter modules with differing window sizes can be optimized in the 2D Window Pipeline architecture. All line buffers are merged into a single block RAM component which the synthesis toolchain can further optimize. The filter window, implemented using flip-flops, is extended for the smaller filter, to enable the merging of all line buffers in this case. Using different optimization strategies available in the system generator Automatics, the optimizations automatically applied to the pipeline can be configured.

2D Window Pipelines with Automatics

Automatics can generate the hardware description code for a 2D Window Pipeline subsystem integrated into an *ASTERICS* chain. Within the pipeline, all data signals that are part of sliding window buffers and all input signals of filter modules are analysed and




Figure 2.2.: Two sliding window buffers optimized in the 2D Window Pipeline architecture.

tagged with delay information. This data on pixel delays is used to automatically generate a flushing management component used to flush the pipeline when the last image data is to be extracted from it. Further, delay information is used to generate buffers to synchronize data signals with the main image data stream that is input into the pipeline. The placement and generation of all sliding window buffer components is fully automatic.

Some of the features of automatically generated 2D Window Pipeline systems include:

- Fully automatic buffer generation and optimization.
- Configurable buffer optimization strategies.
- Arbitrarily shaped filter windows are supported.
- Automatic generation of synchronization buffers for input signals.

Some limitations apply to automatically generated 2D Window Pipeline systems:

- No border management. The outer pixels will be invalid data.
- Only a single output per pipeline. Only the output with the highest pixel delay will be correctly handled by the flushing management component.
- No user adjustable delays. Individual signals or modules cannot currently be adjusted in their delay and therefore their logical placement in the pipelines data streams.

2.3.6.2. Creating a 2D Window Pipeline Subsystem

To create a 2D Window Pipeline using Automatics use the following command *after* having created a chain object:

```
1 import asterics
2 chain = asterics.new_chain()
3 # Chain object created, now pipelines can be created
4 pipe = asterics.new_2d_window_pipeline(640)
```

The command `asterics.new_2d_window_pipeline(width, height, name)` can be provided with three parameters. The width of the image that the pipeline will process is mandatory. The second parameter, the height of the image is optional and currently not used. The third parameter can be used to name the pipeline. For each pipeline a separate VHDL file will be generated, using the name provided. If no name is provided the pipeline will be named `as_window_pipeline_<num>`, replacing the `<num>` placeholder with the number of pipelines in the system. Similar to the `asterics.new_chain()` and `chain.add_module()` commands, this command also returns the object that it creates, assigning it to the keyword (variable) provided to the left of the equals sign. We recommend using a variable name along the lines of `pipe`, which will be used in this manual to refer to a 2D Window Pipeline object.

The pipeline has a few advanced configuration options, mostly relating to the optimization of automatically inserted data buffer components, that can be set. These options have sensible defaults, generally not requiring modification. For detailed information on these configuration parameters, refer to section 6.1.4.

2.3.6.3. Window Modules of 2D Window Pipeline Subsystems

A window module is an *ASTERICS* module with a special **Window Port**. This port in conjunction with other standardized ports are collectively referred to as a **Window Interface**, as detailed in section 5.12. Window modules differ from regular modules, also referred to as **Streaming Modules**, mainly by the inclusion of a window interface. To be used with Automatics correctly, window modules require a special module specification script, declaring the module as a window module, for details refer to section 6.1.7.1. By declaring a module as a window module to Automatics, it may only be used in a 2D Window Pipeline subsystem. In a pipeline, special connection rules apply to standard ports of window modules, to correctly integrate the window module into the hardware architecture of the pipeline.

2.3.6.4. Adding, Configuring and Connecting Window Modules

In general, only window modules can be used within 2D Window Pipeline subsystems. To add a window module to the pipeline, the same command used with the `chain` object is used:

```
pipe.add_module("module name", "user name", "repository")
```

The parameters of the command are also the same as when used with a `chain` object. For example:

```
gauss_filter = pipe.add_module("as_2d_conv_filter_internal", "fgauss")
```

Furthermore, all configuration commands available, including those discussed in section 2.3.4 work for window modules.

To connect window modules with each other, the `connect()` command can be used as described in section 2.3.5, however, for window interfaces and ports and when connecting into and out of the pipeline, special rules have to be followed, as detailed in section 6.1.4.

The following chain description script excerpt serves as an example of two window modules being added, configured and connected within a pipeline:

```
1  # Add a camera and memory writer to the system
2  camera = chain.add_module("as_sensor_ov7670")
3  writer = chain.add_module("as_memwriter")
4
5  # Create new 2D Window Pipeline
6  pipe = asterics.new_2d_window_pipeline(640, name="filterpipe")
7
8  # Add two filter modules named gauss and laplace:
9  gauss = pipe.add_module("as_2d_conv_filter_internal", "gauss")
10 laplace = pipe.add_module("as_2d_conv_filter_internal", "laplace")
11
12 # Configure generics of the window modules
13 gauss.set_generic_value("KERNEL_SIZE", 5)
14 gauss.set_generic_value("KERNEL_TYPE", "gauss")
15 laplace.set_generic_value("KERNEL_SIZE", 3)
16 laplace.set_generic_value("KERNEL_TYPE", "laplace")
17 laplace.set_generic_value("NORMALIZE_TO_HALF", "true")
18
19 # Connect from the camera into the pipeline to gauss
20 # This connection will create a sliding window buffer
21 # for gauss' window port
22 camera.connect(gauss)
23
24 # Connect the data output of gauss with the window port of laplace
25 # This connection will also create a sliding window buffer
26 gauss.get_port("data_out").connect(laplace.get_port("window_in"))
27
28 # Connect the port vsync of camera to laplace
29 # This connection will create a synchronization buffer,
30 # so the data from the vsync port will arrive synchronized
31 # with the data originally from the data port of camera.
32 # Note: For example only, laplace does not have a suitable port here
33 camera.get_port("vsync_out").connect(laplace.get_port("vsync_in"))
34
35 # Connect the data output of laplace with writer
36 laplace.get_port("data_out").connect(writer.get_interface("in"))
```

2.3.7. Advanced Configuration Using Signals and Module Groups

Automatics has the capability to handle generic VHDL signals. Using signals is generally not required to build most systems and should only be used if necessary for advanced configurations. This functionality is only available in the context of **Module Groups**. Both the main VHDL file generated by Automatics, `as_main.vhd`, representing most of the *ASTERICS* chain and the 2D Window Pipeline subsystems are represented using module groups and can make use of signals. The module group `as_main` can be accessed using: `chain.as_main`.

To define a new VHDL signal, use the following command:

```
1 chain.as_main.define_signal("name", "data type",
```

```
2 <data width>, "fixed value")
```

For more details on the command, refer to its description in section 6.1.8.

As with modules, the added signals are returned by the command and can be assigned using a variable:

```
1 flush = chain.as_main.define_signal("custom_flush")
```

Signals are treated much like ports of modules, that can be connected to both a source and multiple sinks. Signals with vector types can be partially assigned from multiple ports or signals and to multiple ports and signals. Refer to the descriptions of the commands `assign_to_this_vector()`, `assign_from_this_vector()` and `define_vector_assignment()` in section 6.1.8.

As the 2D Window Pipeline subsystem is modeled using a module group, signals can also be created in pipelines. Automatics supports creating a connection from a signal within a pipeline to the outside, creating an `as_stream` interface with the signal as the data source. This is useful when the outputs of multiple window modules should be bundled and output as a single signal.

2.3.8. Selecting Output Products and Running the Synthesis Toolchain

Automatics provides multiple output products. This includes generating only the source files for the described *ASTERICS* chain, generating an IP-Core using Xilinx Vivado, and generating a system template along with the IP-Core. Furthermore, additional output products are available, providing further information about the generated chain.

The following list provides a brief overview of the available output products and the accompanying commands for the chain description script:

- `chain.write_asterics_core("location", <use symlinks>, <force>, <module driver dirs>)`
This command only generates the *ASTERICS* chain source files to the "location" path provided. The parameter `<use symlinks>`, by default `False` can be set to `True` to link source files that are not generated for the system instead of copying them. The parameter `<force>`, by default `False` can be set to `True` to allow Automatics to delete anything from the provided "location" path, instead of stopping the generation process. *Warning:* Any files in the location are permanently deleted! The parameter `<module driver dirs>`, by default `False` can be set to `True` to have Automatics generate separate directories for the software driver of each *ASTERICS* module.
- `chain.write_ip_core_xilinx("location", <use symlinks>, <force>, <module driver dirs>)`
This command generates the source files for the described *ASTERICS* chain and packages them to an IP-Core using Xilinx Vivado. For this command to work, Vivado has to be installed on the system and sourced before running Automatics. All parameters function the same as for the command `chain.write_asterics_core()`.
- `chain.write_system("location", <use symlinks>, <force>, <module driver dirs>, <add years>)`
This command generates and packages the source files for the *ASTERICS* chain into an IP-Core using Xilinx Vivado and additionally generates an example folder structure to use as the start of an FPGA project. The first four parameters are

identical with the command `chain.write_asterics_core()`. The parameter `<add_vears>`, by default `False` can be set to `True` to automatically add the IP-Core of VEARS, a video output generator, included with *ASTERICS*, to the system.

- `chain.write_system_graph("output file", ..)`
Generate and write a graph representation of the described system to "output file". This command must be called *after* a command that generates the source files for the *ASTERICS* chain. Parameters are not explained here for brevity, refer to this commands description in section 6.1.8 for details.
- `chain.list_address_space()`
This command causes Automatics to output the address space that the *ASTERICS* IP-Core will occupy and the addresses and type of all registers on the command line used to run Automatics. This command must be called *after* a command that generates the source files for the *ASTERICS* chain.
- `pipe.print_pipeline_buffer_report(<verbosity>)`
This command lists a summary report for the buffers required by the 2D Window Pipeline it was called from on the command line used to run Automatics. The parameter `<verbosity>`, by default 0 can be set to 1 to additionally print a report per buffer. This command must be called *after* a command that generates the source files for the *ASTERICS* chain.

Any or all of the commands to generate output products listed above may be present in the chain description script. To actually generate the system, at least one of `chain.write_asterics_core()`, `chain.write_ip_core_xilinx()` or `chain.write_system()` should be present and must be positioned *after* any module connection, add or configuration commands.

To run Automatics simply execute the chain description script using Python 3 on the command line. Note that the *ASTERICS* settings file must have been sourced before Automatics can be used. For example, for the chain description script `example-script.py`:

```
> python3 example-script.py
```

After Automatics has completed, the resulting output can be either packaged into an IP-Core manually, if you want to use a toolchain other than Xilinx Vivado, or integrated into a Vivado block-design by adding the IP-Core to the IP Catalog in Vivado. After the IP-Core is added to the block-design and connected, synthesis may be run.

The reference designs included with *ASTERICS* provide a Makefile automating much of the manual process after running Automatics, for details refer to section 2.2.1.

2.3.9. Software Development

In general, *ASTERICS* systems can be operated either using bare metal software, without an operating system, or using Linux. For the operation under Linux, a kernel driver is available in `asterics/support/software/as-linux/`. At this time, the driver has not been integrated into the generation process of Automatics and requires manual configuration. For more information about the kernel driver, refer to section 4.5.

For bare metal operation, Automatics generates the *ASTERICS* Support Package (ASP) on a system by system basis. The user application only has to include a single

header file, `asterics.h`, to access all functionality of the hardware. For more information on the ASP, refer to the first sections of chapter 4.

2.3.9.1. Developing a Bare Metal Application that Uses *ASTERICS*

To gain access to all functionality of an *ASTERICS* chain integrated into the hardware, only the `asterics.h` header file has to be included in the user application:

```
1 || #include "asterics.h"
```

The *ASTERICS* Support Package (ASP) including the main header is located in `ASTERICS/driver/` in the IP-Core generated by Automatics or in `asterics_core/software/` if the *ASTERICS* core output product is used. `asterics.h` contains the include statements for driver files of the modules used in the chain, as well as the definition statements for slave register address mapping.

Before using any *ASTERICS* specific function, the function `as_support_init()` must be called to initialize the hardware. Analogously, before shutdown the function `as_support_done()` must be called.

To develop the software, refer to section 4 for general information, and chapter 7 for information on each of the modules used in the chain, to inform about the software interface and functions available.

2.3.9.2. General Conventions of Module Drivers

- In general, the functions for modules are prefixed with the module name for better readability and a clear association, for example: Functions for the module `as_iic` are all named `as_iic_<function name>`.
- Module drivers generally provide initialization functions that must be called before normal operation and configuration. They usually have `init` in their name.
- Many functions require the module's base address of its slave registers, using the parameter `base_addr`. These addresses are defined in the main header file `asterics.h`. Module base addresses are all named `AS_MODULE_BASEADDR_<module name>`. The `<module name>` is the user name of the module as defined in the chain description script. If no user name is provided when the module is added, Automatics uses the module's entity name and concatenates a running number at the end.

2.3.9.3. Hardware-Software Communication

Every *ASTERICS* module may include a slave register interface to facilitate communication with the software. Slave registers are used to communicate the current state of the hardware, the modules of the *ASTERICS* chain, to the software, to set configuration values that need to be changed during run-time and to control the behaviour of the modules. To transmit large amounts of data to the hardware and vice-versa, the data should first be written to main memory, for example using the modules `as_memwriter` and `as_memreader` (refer to section 7.2).

For all slave register interfaces of all modules in a chain, Automatics automatically generates a mapping of the registers to the address space of the target hardware. This address space is defined by a configurable base address and its size. These values can be defined in

the chain description script to match the target hardware and system configuration, refer to section 2.3.2. During the mapping process, first, the module with the largest number of registers is identified. Based on that number an address space per module is defined by the next highest power of two. Each module is then assigned its own register space and base address.

For information on how to integrate a slave register interface into a custom hardware module, refer to section 5.1.6.

2.3.9.4. Slave Registers of 2D Window Pipeline Subsystems

Regular, streaming *ASTERICS* modules, can implement registers directly, using the slave register interface. As window modules are part of a subsystem, the register interface may not be used in the modules directly. Instead, each pipeline provides its own register interface. This interface can be managed using commands in the chain description script.

By default, two registers are included with every pipeline: A control register at index 0, providing a reset control bit at bit index 0 and a start flush control bit at bit index 1. A status register at index 1, by default only providing a status bit at bit index 0 providing the "ready"-status of the pipeline. Each *ASTERICS* module, the pipelines included, are assigned a number of registers, starting at index 0. As the pipeline includes 2 registers already, any new registers, not impeded by the functionality of the default registers, meant to function as control and status register respectively, must be assigned to index 2 and higher.

Automatics provides two commands to add and modify registers of the 2D Window Pipeline:

- `pipe.assign_port_to_register(<register number>, <port>, <bit index>)`
This command adds a port or signal to the register with the index `<register number>`. If the register at index `<register number>` does not exist yet, it is created automatically. The value of the register bits starting at bit index `<bit index>`, are then assigned by the provided `<port>`. The number of bits of the register that are assigned by `<port>` depend on the data type of the port provided.
- `pipe.assign_register_to_port(<register number>, <port>, <bit index>)`
This command function analogously to the command described above. The only difference is the data direction: In this case data from the register is assigned to the port or signal provided, instead of the other way around.

The following are examples of the commands used correctly:

Assign register with index 2 from bit index 0 to the port `threshold_in` of module `ffeature`:

```
1 pipe.assign_register_to_port(2, ffeature.get_port("threshold_in"), 0)
```

Assign bit 1 of register with index 1 to the value of the port `ready` of module `ffeature`:

```
1 pipe.assign_port_to_register(1, ffeature.get_port("ready"), 1)
```

2.3.10. Simulating and Debugging *ASTERICS* Chains

2.3.11. Manually Modifying an *ASTERICS* System

Generally, it should not be necessary to manually modify the hardware source code generated by Automatics, as the tool is capable of generating most system configurations. However, in some edge cases, it may be impossible to achieve the configuration desired using Automatics alone. As manual modification on generated files may be necessary, the files are generated with human readability in mind.

An *ASTERICS* system consists of the following generated / modifiable hardware components:

- `asterics.vhd` is the top level file of the *ASTERICS* IP-Core. It instantiates modules for master and slave bus access and the `as_main` hardware component module.
- `as_main.vhd` implements the actual image processing chain by instantiating and connecting the appropriate *ASTERICS* modules. It also contains any 2D Window Pipeline hardware components included in the system, which in turn contain their respective *ASTERICS* modules. These files will have the name specified for the chain description script or, if none is defined, will be called `as_window_pipeline_[0-9].vhd`

Note: All *ASTERICS* modules included in the system are static hardware descriptions only configurable via VHDL generics. Module hardware files must not be modified to prevent affecting other *ASTERICS* systems that are generated from or link to the same source files. Instead, if a modification of a module is desired, the module should be copied *and* renamed (the entity of the module) and then modified.

3. Developing *ASTERICS*

by Michael Schäferling, Michel Zink, Alexander Zöllner, Philip Manke, Gundolf Kiefer

3.1. Organization of the GIT repositories

The *ASTERICS* Frameworks code base is organized in a set of GIT repositories.

Note: The GIT repositories mentioned here are only accessible from *within the local network* of the University of Applied Sciences Augsburg. Visit the website <http://ees.hs-augsburg.de/asterics> for access to a snapshot of the repository or visit the GitHub page linked on the website.

The *ASTERICS* GIT repository contains a subset of publicly accessible modules, systems and tools and is organized according to the source tree structure (see section 2). You can view the codebase online by browsing

```
$ https://ti-srv.informatik.hs-augsburg.de/gitweb/?p=asterics.git
```

or download it by

```
$ git clone https://ti-srv.informatik.hs-augsburg.de/repo/asterics.git
```

3.2. License and Copyright

This document and the mentioned download link refer to the free and publicly available part of *ASTERICS*. This part is generally licensed under the LPGL (see the LICENSE file in the root folder of the repository for details).

However, there are more *ASTERICS* modules available, which are presently not published under an open source license, but that can be made available individually on a per-project basis. These include modules for:

- the Generalized Hough Transform and other variants of the Hough Transform [1], [6]
- low latency lense distortion removal and stereo rectification (NITRA) [5], [4]
- efficient, on-the-fly point feature extraction (SURF algorithm) [2]

Please contact the Efficient Embedded Systems (EES) group at the University of Applied Sciences Augsburg (see "authors" section on top of the file) for further information on using these modules and collaborating with the EES group.

If you add something to the project that is licensed under a different license, please append to the LICENSE file. Make sure that the license you are using is compatible with the LGPL.

Acknowledgments:

Parts of this work have been supported by the German Federal Ministry for Economic Affairs and Energy (BMWi), grant number ZF4102001KM5 (2015-2018).

Parts of this work have been supported by the German Federal Ministry of Education and Research (BMBF), grant number 17N3709 (2009-2013).

3.3. The *ASTERICS* Source Tree

The *ASTERICS* source tree consists of the following elements:

- **doc:** Documentation, including this manual and Doxygen `doxyfiles` to generate full code documentation
- **ipcores:** IP-Cores which are part of the *ASTERICS* project
- **modules:** Image processing, data management and supporting modules
 - `/doc`: Additional documentation for the module
 - `/hardware/automatics`: Module specification scripts for the system generator Automatics
 - `/hardware/hdl`: Hardware source files of the module
 - `/software`: Software driver for the module
- **support:** *ASTERICS* support files (including base for *ASTERICS* software support package 'ASP')
- **systems:** Small ready-to-use systems with preconfigured core structures
- **tools:** Supporting tools (e.g. Automatics)

3.4. Coding Conventions

3.4.1. C Code

by Michel Zink

3.4.1.1. Introduction

This chapter defines rules and requirements for maintaining and developing C source code for the *ASTERICS* framework. The main emphasis hereby lies on the style and coding conventions of C source code itself, files- and directory-naming included.

The purpose of this section is to enable good comprehensibility of the developed C source code across various software developers and increase its general quality. Thus, reducing the initial time required for acquiring understanding of a given source code and simplify its maintenance as well as accelerate the integration of new newly developed functionalities into the *ASTERICS* framework.

The given requirements outlined in this document are based on the C99 standard as common ground.

This chapter uses the expressions *must/has to*, *strongly recommended*, *should* and *can* to give information about the relevance of the coding convention in question. Rules or sections marked as *must* are binding and are to be applied without exception. *Strongly recommended* parts are to be always applied unless there is a valid reason for this rule being circumvented. Sections using the expression *should* are considered good practice and usually improve the quality of the code. However, software developers are not obliged to conform to this kind of rule but are encouraged to do so. The least restrictive expression used in this document is *can*. These parts generally provide only suggestions or general guidelines which may be applied. Software developers are free to choose equivalent or different rules for the sections marked as *can*.

3.4.1.2. General Requirements

All file names, comments, code and documentation must be written in English or have to be based on the English language. Further, only letters a-z, the underscore character `_` or numerals 0-9 must be used.

For enabling compiler independent code, utilization of common language construct are strongly recommended.

The line length of the code should be limited to 80 characters as much as possible. Longer lines tend to be more difficult to read. For this reason, it is strongly recommended to only use a single statement in each line.

Only *soft tabulators* (i.e. a sequence of single white spaces) must be used instead of *hard tabulators* (i.e. tabulator key). The inferred space of hard tabulators are editor dependent and thus the actual indentation is likely to vary. A sequence of single white spaces are uniformly displayed across editors. It is strongly recommended to use a number of white spaces ranging from 2 to 4 for a single indentation. More white spaces make it easier to find blocks in the source code but increases the overall line length.

3.4.1.3. File Naming Convention

File names are made up of a base name, and an optional period and suffix. The first character of the name should be a letter and all characters (except the period) should be lower-case letters and numbers. The base name should be eight or fewer characters and the suffix should be three or fewer characters (four, if you include the period). These rules apply to both program files and default files used and produced by the program (e.g., "foobar.sav").

In addition, it is conventional to use Makefile (not makefile) for the control file for make (for systems that support it) and "README" for a summary of the contents of the directory or directory tree.

3.4.1.4. Documentation

General: All developed source code has to contain appropriate comments to simplify maintenance and to reduce the required time for other software developers to understand the code. For this reason, meaningful comments have to be written which clearly state the purpose of the following code instead of repeating the code in textual form (e.g. This is an assignment). The following sections cover the parts of the software which require comments. Further comments can be added as seen fit.

Doxygen: Variables and function prototypes should be commented with a doxygen compatible comment syntax to easily create a class documentation for the project. The syntax looks like:

```
///  
/** Detailed description. */
```

Standard Top Comment: Each source file must contain a standardized comment at the start of the file, which contains important information. 3.1 shows the structure of an exemplary header comment. The author must provide information for each entry (marked with <>). The *Modified* entry has to be updated each time something has been changed on the current version of the module. Each file has to contain information about the license for this file. Since *ASTERICS* is an open framework, *GNU GPL* is the most common license, however, a different license can be chosen.

```
1  /**  
2  -----  
3  -- This file is part of the ASTERICS Framework.  
4  -- (C) <year> Hochschule Augsburg, University of Applied Sciences  
5  -----  
6  -- File:           <file_name>.c/h  
7  --  
8  -- Company:       Efficient Embedded Systems Group  
9  --                 University of Applied Sciences, Augsburg, Germany  
10 --                 http://ees.hs-augsburg.de  
11 --  
12 -- Author:        <main_author> [<year>], [<second_author> <year>]  
13 --  
14 -- [Modified:     <modification_author> - <year>: <description>]  
15 --  
16 -- Description:   <Detailed information about the purpose of this  
17 --                 module>  
18 --  
19 -----  
20 -- <License text>  
21 -----  
22 --! @file <file_name>.c/h  
23 --! @brief <concise description about the purpose of this module>  
24 -----  
25 */
```

Listing 3.1: *ASTERICS* C source file header

3.4.1.5. Naming Conventions

Pointer Declarations: The pointer qualifier "*" should be written at the variable name, instead of the type. This prevents misreading when multiple variables are declared in one line like:

```
CORRECT:    char *s, *d, *o; // All variables are pointers  
WRONG:      char* s, d, o;   // Only s is a pointer
```

This also affects function parameters.

Typedefs and Structs: Typedefs are an easy way of creating a synonym for data types and change them later if needed. To identify typedefs easily, they have to be named with a `"_t"` suffix. When using a typedef on a struct a suffix `"_s"` has to be appended to the typedef name to differentiate it from typedefs of simple data types. Struct names without typedefs do not require the suffix, as they have to be explicitly referenced using the *struct* keyword, though it is recommended to keep a consistent coding style.

Constants, Enumerations and Macros: Constants have to be added with the `#define` feature of the C preprocessor. Symbolic constants make the code easier to read. Defining the value in one place also makes it easier to administer large programs since the constant value can be changed uniformly by changing only the define. The enumeration data type is a better way to declare variables that take on only a discrete set of values, since additional type checking is often available.

Constants, Enumerations and Macros must be named with capital letters. When the name has more than one word, the words should be separated with underscores to guarantee the readability.

Functions: Words in function names have to be written in lowercase and separated with underscores.

3.4.2. VHDL Code

by Alexander Zöllner

3.4.2.1. Purpose

This chapter defines rules and requirements for maintaining and developing VHDL code for the *ASTERICS* framework. The main emphasis hereby lies on layout and naming convention of VHDL source code, files and directories involved. Further, guidelines for VHDL modeling are covered to some extent as seen fit.

The purpose of this document is to enable good comprehensibility of the developed VHDL models across various software developers and increase its general quality. Thus, reducing the initial time required for acquiring understanding of a given VHDL model and simplify its maintenance as well as accelerate integration of newly developed VHDL models into the *ASTERICS* framework.

The given requirements outlined in this document are based on the VHDL-93 standard as common ground.

Since VHDL is the prevalent language throughout the *ASTERICS* framework, Verilog is not explicitly covered. However, similar rules are recommended.

3.4.2.2. Conventions

This chapter uses the expressions *must/has to*, *strongly recommended*, *should* and *can* to give information about the relevance of the coding convention in question. Rules or sections marked as *must* are binding and are to be applied without exception. *Strongly recommended* parts are to be always applied unless there is a valid reason for this rule being circumvented. Sections using the expression *should* are considered good practice

and usually improve the quality of the code. However, software developers are not obliged to conform to this kind of rule but are encouraged to do so. The least restrictive expression used in this document is *can*. These parts generally provide only suggestions or general guidelines which may be applied. Software developers are free to choose equivalent or different rules for the sections marked as *can*.

3.4.2.3. General Requirements

All file names, comments, code and documentation must be written in English or have to be based on the English language. Further, only letters a-z, the underscore character `_` or numerals 0-9 must be used.

For enabling compiler independent code, utilization of common language construct are strongly recommended.

The line length of the code should be limited to 80 characters as much as possible. Longer lines tend to be more difficult to read. For this reason, it is strongly recommended to only use a single statement in each line.

Only *soft tabulators* (i.e. a sequence of single white spaces) must be used instead of *hard tabulators* (i.e. tabulator key). The inferred space of hard tabulators are editor dependent and thus the actual indentation is likely to vary. A sequence of single white spaces are uniformly displayed across editors. It is strongly recommended to use a number of white spaces ranging from 2 to 4 for a single indentation. More white spaces make it easier to find blocks in the source code but increases the overall line length.

3.4.2.4. Name Style Rules

The following table 3.1 shows the requirements on identifiers used in the *ASTERICS* framework. Using meaningful non-cryptic identifiers are strongly recommended. Except for *generics*, all identifiers have to be written in lower case, using the underscore character for separation to increase readability. Camel case must not be used.

Description	Extension	Example
General Signal	prefix <code>s_</code>	<code>s_load_address</code>
Signal Inferring Register	prefix <code>r_</code>	<code>r_memory_addr</code>
Constants	prefix <code>c_</code>	<code>c_bit_per_pixel</code>
Types	suffix <code>_t</code>	<code>filter_t</code>
Generics		<code>DIN_WIDTH</code>
Keywords		<code>downto</code>
Low Active Signal or Variable	suffix <code>_n</code>	<code>s_reset_n</code>

Table 3.1.: Mandatory extensions used for signals, constants, ...

The following table 3.2 gives a recommendation for the naming convention of ports. If a given port has a counterpart with a different direction, the corresponding identifier has to be used (e.g. `data_in`, `data_out`).

Description	Extension	Example
Input Port	suffix <code>_in</code>	<code>data_in</code>
Output Port	suffix <code>_out</code>	<code>data_out</code>

Description	Extension	Example
In/Out Port	suffix <code>_inout</code>	<code>sda.inout</code>

Table 3.2.: Recommended extensions used for ports

The software developer is strongly encouraged to use meaningful labels for all sequential blocks, such as process or generate statements. Table 3.3 shows the identifier for the corresponding labels.

Description	Extension	Example
Process	prefix <code>p_</code>	<code>p_data_counter</code>
Generate	prefix <code>gen_</code>	<code>gen_instantiate_counters</code>
Loop	prefix <code>l_</code>	<code>l_sample_input</code>

Table 3.3.: Label prefix for process, generate, ...

The entity name has to use the prefix *as_* if the corresponding module is meant to be used in an *ASTERICS* IP core.

The architecture name has to be *behavior*, *structure*, *rtl* or *testbench* according to the content of the architecture. It is possible for an entity to contain more than one architecture. In this case, the architecture name has to be extended by a meaningful identifier (e.g. `rtl.sim`, `rtl.synth`).

All source files of a module which are related to the *ASTERICS* framework have to start with the prefix *as_* if they are meant to be used in an *ASTERICS IP core*. Further, the file name has to contain a short description of the purpose of the module. If the module instantiates submodules, the submodule is strongly recommended to contain the name of the module in its name. The following example 3.2 shows some modules with their corresponding files. In this case the indented names are submodules to the previous module. Since `as_memreader` and `as_memwriter` both use the same submodule, the submodule does not contain *reader/writer* in its name. VHDL files must have the ending *.vhd* or *.vhdl*.

```

1 | as_invert.vhd
2 | as_nitra.vhd
3 |   as_nitra_ctrl_unit.vhd
4 | as_memreader.vhd
5 |   as_mem_address_generator.vhd
6 | as_memwriter.vhd
7 |   as_mem_address_generator.vhd

```

Listing 3.2: *ASTERICS* module file names

A testbench file has to be named after the module which is tested. If more than one module is tested, the name of the top-level module has to be chosen. Testbench files have to be suffixed with *.tb*.

Package files must contain the prefix *as_*, the suffix *_pkg* and the package name has to match the file name containing the package without the file type extension.

3.4.2.5. Documentation

All developed source code has to contain appropriate comments to simplify maintenance and to reduce the required time for other software developers to understand the code. For

this reason, meaningful comments have to be written which clearly state the purpose of the following code instead of repeating the code in textual form (e.g. "This is an assignment"). The following sections cover the parts of the software which require comments. Further comments can be added as seen fit.

Important code sections require a doxygen compatible comment syntax, which consists of `--!`.

Each source file must contain a standardized header, which contains important information about the file. The following code snippet 3.3 shows the structure of an exemplary file header. The author must provide information for each entry (shown as `< >`). Each file has to contain information about the license for this file. Since *ASTERICS* is an open framework, *GNU LGPLv3* is the most common license, however, a different license can be chosen.

```

1  -----
2  -- This file is part of the ASTERICS Framework.
3  -- (C) <year> Hochschule Augsburg, University of Applied Sciences
4  -----
5  -- File:           <file_name>.vhd
6  -- Entity:         <entity_name>
7  --
8  -- Company:        Efficient Embedded Systems Group
9  --                  University of Applied Sciences, Augsburg, Germany
10 --                  http://ees.hs-augsburg.de
11 --
12 -- Author:          <main_author>, [<second_author>]
13 --
14 -- [Modified:       <modification_author> - <date>: <description>]
15 --
16 -- Description:     <Detailed information about the purpose of this
17 --                  module>
18 --
19 -----
20 -- <License text>
21 -----
22 --! @file <file_name>.vhd
23 --! @brief <concise description about the purpose of this module>
24 -----

```

Listing 3.3: *ASTERICS* header file

The description of the entity has to be partially covered in the file header by describing the purpose of the module. The entity section has to contain comments for each generic and port by describing their purpose. If ports can be grouped to a common interface, it is sufficient to name the corresponding interface. The following code 3.4 shows exemplary comments for the `as_invert` module.

```

1  entity as_invert is
2      generic (
3          -- Width of the input and output data port
4          DATA_WIDTH : integer := 8
5      );
6      port (
7          clk          : in  std_logic;
8          reset        : in  std_logic;
9          ready        : out std_logic;
10

```

```

11      -- AsStream in ports
12      vsync_in      : in  std_logic;
13      vcomplete_in  : in  std_logic;
14      hsync_in      : in  std_logic;
15      hcomplete_in  : in  std_logic;
16      strobe_in     : in  std_logic;
17      data_in       : in  std_logic_vector(DATA_WIDTH - 1 downto 0);
18      data_error_in : in  std_logic;
19      sync_error_in : in  std_logic;
20      stall_out     : out std_logic;
21
22      -- AsStream out ports
23      vsync_out      : out std_logic;
24      vcomplete_out  : out std_logic;
25      hsync_out      : out std_logic;
26      hcomplete_out  : out std_logic;
27      strobe_out     : out std_logic;
28      data_out       : out std_logic_vector(DATA_WIDTH - 1 downto 0);
29      data_error_out : out std_logic;
30      sync_error_out : out std_logic;
31      stall_in      : in  std_logic;
32
33      --! Slave register interface:
34      --! Control registers. SW -> HW data transport
35      slv_ctrl_reg   : in  slv_reg_data(0 to 0);
36      --! Status registers. HW -> SW data transport
37      slv_status_reg : out slv_reg_data(0 to 0);
38      --! Equivalent to a write enable signal
39      slv_reg_modify : out std_logic_vector(0 to 0);
40      --! Slave register configuration table.
41      slv_reg_config : out slv_reg_config_table(0 to 0)
42  );
43  end as_invert;

```

Listing 3.4: *ASTERICS* entity comments

Blocks, such as *generate* statements, or processes must be preceded by a comment section, which gives detailed information about the purpose of the following code. The following code 3.5 shows comments for a process which detects a synchronization error inside the module. The first three lines are optional, however, grouping logical units and precede them with a distinctive comment makes it easier to find them.

```

1  -----
2  -- Process for Detecting Synchronization Error
3  -----
4      --! A sync_error is detected when a strobe is received despite
5      -- the fifo buffer
6      --! being full. The error can only be lifted by resetting the
7      -- memwriter.
8      p_sync_error : process(clk)
9      begin
10         if rising_edge(clk) then
11             if reset = '1' or s_reset_soft = '1' then
12                 s_sync_error <= '0';
13             else
14                 if strobe_in = '1' and s_fifo_full = '1' then
15                     s_sync_error <= '1';
16                 end if;

```

```

17         end if;
18     end if;
19 end process;

```

Listing 3.5: Exemplary comment for process

State machines are a special type of data processing and usually comprises one or more processes. For this reason, each state of the state machine has to be commented individually by describing its purpose and listing the condition(s) to be met to transition to the following state. The following code 3.6 shows the comment section for the `s_idle` state of the `as_memwriter` state machine.

```

1      --! Default state of as_memwriter if hw module is ready
2      --! for receiving order to conduct writing memory data.
3      --! During idle state config parameters are continuously
4      --! copied into shadow registers to begin memory access
5      --! right away after receiving "go" signal. The state
6      --! machine transitions to "s_init" after receiving a
7      --! "go" signal.
8      when s_idle =>
9          s_mem_sm_done <= '1';
10         s_mem_sm_save_config_reg <= '1';
11         if s_mem_sm_go = '1' then
12             mem_sm_next_state <= s_init;
13         end if;

```

Listing 3.6: Exemplary comment of a state

Adding comments for declaration of signals, variables and constants is strongly recommended to make their purpose transparent. Further, related declarations should be grouped together to make it easier to find them. The following code 3.7 shows signal declarations of the `as_iic` module.

```

1      --! Used to locally store the "scl_div" signal and compare with
2      -- "r_scl_counter"
3      signal r_scl_div_local : std_logic_vector(SCL_DIV_REGISTER_WIDTH-1
4                                                  downto 0);
5
6      --! A counter running with the system clock, as long as
7      -- "enable_sclcntr" is high
8      signal r_scl_counter : std_logic_vector(SCL_DIV_REGISTER_WIDTH-1
9                                                  downto 0);

```

Listing 3.7: Exemplary comment for a declaration

Assignments are strongly recommended to be accompanied by appropriate comments to indicate the purpose of the statement. A tolerated exception is so-called *glue logic* between modules, which is used to map in and out ports between modules. The comments for glue logic may be omitted. The following code 3.8 shows exemplary comments for signal assignments.

```

1      -----
2      -- Status Information for Hardware
3      -----
4      -- Signal previous hardware module being ready for operation
5      ready <= not s_mem_sm_busy;
6      -- Signal other hardware modules that a sync error has been detected

```

```
7 || sync_error_out  <= s_sync_error;
```

Listing 3.8: Exemplary comment for an assignment

3.4.2.6. Generator specific conventions

The *ASTERICS* chain generator *as-automatics* is used to analyse part of the VHDL files of *ASTERICS* modules. To make sure that *as-automatics* can precisely identify the modules ports and generics, certain naming conventions should be followed:

- Port and generic name fragments should be delimited using underscores '_'
- When implementing an interface, such as `as_stream`, the interface port names must be used
- When multiples of the same interface is implemented, the port names must be differentiated using suffixes or prefixes, delimited using underscores
- When implementing custom ports, names matching interfaces used in *ASTERICS* should be avoided to mitigate false positives from *as-automatics*. Alternatively, different delimiters may be used, keeping the generator from fully parsing the port name, effectively avoiding false positives.

Port name examples:

- `activity`: Unproblematic name for a custom port
- `activity_strobe_out`: Possible false positive, `as_stream` uses a port named `strobe`! The name fragments are correctly delimited using underscores, which allows the generator to parse and compare the name.
- `activity-strobe-out`: Less problematic, the generator will not be able to extract the name fragment `strobe`, which might cause a false positive.

3.4.3. Python Code

by Philip Manke

This section briefly outlines the coding style and rules for Python code within the *ASTERICS* Framework. All code *must* be compatible with Python version 3.5. Python 2 must not be used.

3.4.4. Coding Style Guidelines

All Python code within *ASTERICS* must follow conventions described in PEP 8 released on Python.org: <https://www.python.org/dev/peps/pep-0008/>. Where necessary or to increase the readability of short sections of code, rules described in PEP 8 may be purposefully broken. Specifically the line length limit may be longer than 80 characters, as long as it is consistent within a (sub-) project. Before checking code into the Git repositories, developers should run a code formatter like `autopep8`, `black` or similar.

3.4.5. File Structure

Each Python file must include a standardized header, a template of which is available here, in listing 3.9. Everything marked with pointy brackets (< >) must be replaced by values for the respective file. Parts marked in square brackets ([]) are optional and may be omitted. This header is somewhat redundant to provide information using both Python’s built-in docstrings and Doxygen.

```
1  # -----
2  # This file is part of the ASTERICS Framework.
3  # (C) <year> Hochschule Augsburg, University of Applied Sciences
4  # -----
5  """
6  <filename>.py
7
8  Company:
9  Efficient Embedded Systems Group
10 University of Applied Sciences, Augsburg, Germany
11 http://ees.hs-augsburg.de
12
13 Author:
14 <author> [<year>][, <second author> <year>]
15
16 [Modified:]
17 [<author> - <year>: <modification>]
18
19 Description:
20 <description of the module/class purpose and functionality>
21 """
22 # ----- LICENSE -----
23 #
24 # <license text here>
25 #
26 # ----- DOXYGEN -----
27 ##
28 # @file <filename>.py
29 # @author <main author[s]>
30 # @brief <concise description>
31 # -----
```

Listing 3.9: Template for the standard header of a python source file.

In general each Python file should only include a large class, multiple smaller classes, only class-independent functions or constant values. Typically, a Python file should contain less than 1000 lines of code. Developers should use typing hints, where applicable, for example: `def example_function(number: int, text: str) -> bool:`

Part II.

Reference Guide

4. The *ASTERICS* Software Stack

4.1. Overview on the *ASTERICS* Software Stack

by Alexander Zöllner, Philip Manke, Gundolf Kiefer

ASTERICS offers a sophisticated software stack, which allows to conveniently interface any kind of *ASTERICS* -based hardware image processing chain. The software stack is divided into layers, which gradually abstract from the actual hardware. Figure 4.1 shows the layers of the *ASTERICS* software stack, ranging from implementation specifics at the bottom, up to user application software at the top. *Layer 0* comprises vendor and platform specific libraries of the utilized FPGA and CPU, which are included depending on the chosen settings in the *ASTERICS* configuration. The *ASTERICS* configuration contains supported features available to *ASTERICS*, such as the type of operating system.

The *ASTERICS Support Library (ASL)*, located in *Layer 1*, adopts the settings of the *ASTERICS* configuration, includes required vendor and platform libraries. The *ASL* performs actual accesses to the underlying hardware and thus is the only part of the *ASTERICS* software stack with external dependencies. Unified interfaces are offered to the higher layers, which are unaffected by the settings of the *ASTERICS* configuration. Merely their underlying implementation in the *ASL* are altered.

Layer 2 contains the *ASTERICS* module drivers, which offer methods for accessing the corresponding hardware module and obtaining its status information by using the interfaces provided by the *ASL*. The module drivers also define descriptive aliases for address calculation and proper bit masking.

The `asterics.h` library in *Layer 3* is the resulting library for the application software and includes the *ASTERICS* module drivers as well as the *ASL*. It also contains specific information about the hardware image processing chain implemented on the FPGA, such as absolute addresses of the hardware modules.

The application software in *Layer 4* is able to access the interfaces of each layer directly by including `asterics.h`.

4.2. The *ASTERICS* Support Library (ASL)

by Alexander Zöllner, Gundolf Kiefer

The *ASTERICS Support Library* is the main interface between hardware and application software within the *ASTERICS* framework. It contains all vendor and platform dependencies for performing the actual hardware accesses. Towards software, the *ASL* offers static register-based interfaces to the *ASTERICS* hardware modules of the hardware image processing chain and a number of utilities, such as for synchronization or memory allocation. The *ASL* uses the appropriate implementation for the corresponding functionality, depending on the environment parameter settings within `as.config.h`.




Figure 4.1.: Overview of the *ASTERICS* software stack

Therefore, the *ASL* has to be included across the *ASTERICS* software stack, whenever a piece of software indents to access the hardware or utilizing mechanics which are platform dependent.

4.3. Contents of an *ASTERICS* Support Package (ASP)

by Alexander Zöllner, Philip Manke, Gundolf Kiefer

Table 4.1 shows the contents of an *ASTERICS Support Package*, used for describing a specific hardware image processing chain and choosing the target environment of the *ASP*. If a given hardware image processing chain is to be utilized for several environments, a corresponding *ASP* has to be provided for each one. Although most contents of the *ASTERICS* software stack can be copied for multiple *ASPs* and processing chains, some parts have to be replaced, since they depend on the actual hardware implementation and the environment. The files `asterics.h` and `as_config.mk` are the only ones which are affected. The former has to be updated each time the underlying hardware image processing chain is altered in regards of its modules. This mainly includes adding or removing hardware modules, changing their pre-synthesis parameters or their absolute start address. Therefore, it is recommended to update the `asterics.h` header file each time one of the parameters of the hardware image processing chain is touched. On the other hand, the `as_config.mk` file reflects the settings of the environment, on which the *ASP* and hardware image processing chain is deployed. Prominent parameters are the whether an operating system is utilized or the SoC vendor, who usually provides low level software drivers for interfacing the hardware. Thus, it only needs to be replaced when the target environment changes (which usually occurs less frequent than changing the hardware implementation during development). The remaining files of the *ASP* are left

untouched across multiple hardware image processing chains and environments.

File Name	Includes	Description
asterics.h	as_support.h as_<module>.h	Library to be included by the user application software. Includes all module driver headers and defines hardware addresses.
as_support.h	as_config.h as_kernel_linux_if.h(*)	The <i>ASTERICS Support Library</i> for vendor abstraction and interfacing the hardware. (*) Only included when compiled for Linux kernel or POSIX compliant operating systems.
as_support.c	as_support.h	Contains the function definitions for the <i>ASTERICS Support Library</i> .
as_<module>.h	as_support.h	Provides macros and interface functions of the associated hardware module. <i>module</i> is replaced by the actual name of the hardware module.
as_<module>.c	as_<module>.h	Implements the functionality of the module driver.
as_config.h		Contains macros for defining the environment the <i>ASP</i> is built for. It is generated from as_config.mk.
as_config.c		Contains an identification number and build date of config.h. It is generated from as_config.mk or by <i>Automatics</i> .
as_config.mk		Sets the platform and operating system configuration of the <i>ASP</i> Makefile fragment.

Table 4.1.: Contents of an *ASTERICS Support Package (ASP)* for a specific *ASTERICS chain*.

4.4. Transferring Data between Hardware and Software

by Alexander Zöllner, Gundolf Kiefer

4.4.1. Brief Description

The main purpose of the *ASTERICS* framework is enhancing image processing tasks using codesigns of hardware and software. This requires transferring data between both subsystems in a convenient and efficient manner. For accomplishing this task, the memory modules of *ASTERICS* are used for performing the actual data transfer. Since setting up data transfers has to be managed by the software stack, respective methods are provided. These methods vary in their complexity and required overhead expected from the user. The appropriate method can be chosen depending on the requirements of the application.

4.4.2. Manual Data Transfer Management

This method is the most direct way for transferring data by interfacing the corresponding memory module, using their module driver (see Chapter 7.2). Here, a sufficient physically concurrent memory area has to be provided to the corresponding memory module, which is referred to as *buffer* for (intermediately) storing data. The user is supposed to manage the contents of the *buffer* manually, to prevent its under- or overflows as well as inadvertently overwriting data. Further, the status of the memory module has to be read from its hardware registers in order to determine whether a data transfer has been finished (*state/control* register) or which parts of the *buffer* have already been processed (*current hw addr* register). The double buffering scheme of the memory modules for queuing data transfers may be used for utilizing more than one *buffer*.

Managing the data transfers directly gives the user exclusive control, allowing to also implement customized data transfer strategies. However, preventing data loss has to be taken care of explicitly.

4.4.3. POSIX-like Data Transfer Management

For transferring data in a more convenient manner, the *ASTERICS* framework offers POSIX-like interfaces to the user, which are part of the software module `as_memio` (memory input/output). This module includes implementations for *open*, *read*, *write* and *close*, respectively. Instead of having the user manage the data transfers and organizing the *buffer(s)* for the memory module manually, these tasks are carried out by *as_memio*. The user has to simply call *open*, where the actual memory module is referenced. The `as_memio` module handles the internal specifics required for setting up data transfers. These can be requested by calling either *write* for transferring data to the hardware, using an `as_memreader` module, or *read* for obtaining data from the hardware processing chain, using an `as_memwriter`. Here, an opaque structure is provided to `as_memio` (which is obtained by *open*), along with the desired amount of data and a *user buffer*. This *user buffer* is used for providing the data to be transferred or receiving data from `as_memio`. Once the request from the user has been served, the actual number of transferred bytes are returned to the user, which may be equal or less than the requested number. Further, the *user buffer* contains the amount of data, which has been served by the `as_memio` module for *read* calls. For *write* calls, the *user buffer* is left untouched and may be used immediately by the user again after the function returns. The `as_memio` module internally manages the data for either direction and interfaces the associated memory module accordingly for transferring the data. Provided the hardware processing chain supports

the `STALL` mechanic (see Chapter 5.3), the `as_memio` module can guarantee that no data is lost.

4.5. The Linux Kernel Driver

by Alexander Zoellner

4.5.1. Brief Description

Within *ASTERICS* great emphasis is put on its usability for developing new image processing applications in a fast and convenient manner. Utilizing an operating system is a common practice since it already provides a great deal of functionality, such as a network stack and memory management. Further, required software is either already available or can be easily installed by using the package manager. Being able to seamlessly integrate *ASTERICS* into own applications

As Linux is commonly used for embedded applications, the Linux character device driver `as_driver` has been developed for *ASTERICS*. This driver is able to operate with any *ASTERICS*-based image processing chain by providing a set of interfaces between hardware and software. *ASTERICS*-chains can be exchanged on the FPGA without having to reload or recompile `as_driver`. The driver covers standard POSIX file operations, mapping memory regions to user as well as basic register-based hardware accesses. The driver provides methods for altering the interfaces to hardware at runtime to cater to any *ASTERICS*-chain.

4.5.2. Architecture

Figure 4.2 shows the principle architecture of `as_driver`. It consists of the main parts *device class*, *device array*, *file operation structures*, *Init* and *Exit*. The latter two are methods which are the constructor and destructor of the kernel module, respectively. They are called when the kernel module is loaded to the kernel or unloaded. *Init* performs the minimal required amount of initialization of the kernel module, such as registering it to the kernel and publishing its file operations. For this reason, a *device class* is created, which consists of a *major number*, which refers to the kernel module itself and a number of *minor numbers*. Each *minor number* is associated with a specific device of the kernel module, whereas the *major number* indicates the responsible device driver for the device. As shown in the figure, a number of *minor numbers* are requested but not published immediately, indicated by *empty slots* in the *device class*. The *ASTERICS* device driver organizes its devices in a *device array* of a static size. Devices may be added or removed from the *device array*. Slots which are not yet occupied by a device are indicated by *uninitialized*. Each device is associated with a *minor number* and a *file operation structure*. The five *file operation structures* are the actual device types available to `as_driver`. Each structure defines a set of *methods*, which are used to overwrite the default file operation methods provided by the kernel. This is accomplished by linking to one of these *file operation structures* when initializing the device. As shown by the `as_memio` device, devices of the same type also point to the same *file operations structure* and use its *methods*. The first device, namely the `as_control` device, is created by *Init*

and the first *minor number* is used. Additional devices can be added or removed by using the *methods* of the `as_control` device, which publishes the device to the kernel by adding the associated *minor number* to the *device class* and linking to the appropriate *file operation structure*. *Exit* on the other hand, deletes all allocated parts of the *ASTERICS* device driver and unregisters the kernel module and all its devices. Resources obtained by the kernel module during its lifetime are released to the operating system again.

Up to this point, devices contained in the *device array* are only known by the kernel but not yet accessible by the user application. This requires to link the devices to the file system of the operating system in order to perform operations on the it. A device can be published to the user space by creating a *device node*, which is an entry point on the file system. A *device node* is associated with a certain device, by specifying its *major* and *minor number* upon creating the node. As aforementioned, the *major number* is used to tell the kernel which kernel module it should use when calling the file operations of the device. The *minor number* is used by the kernel module to identify the actual device to be accessed. For creating the *device node*, a path and a name on the file system has to be chosen where the node should appear. When working with Linux, the location `/dev/` is usually used for devices. Once the *device node* has been created, it can be used for the path argument for the open file operation to access the device and subsequently perform additional actions by calling the appropriate file operations. Since the *device node* is only a link to a device, it can also be created before the actual device exists, provided that the *major* and *minor number*, which is going to be used, is already known at this point. Trying to access the *device node*, without the actual device existing, will fail for obvious reasons. The node can be used as soon as the associated device has been published to the kernel. Naturally, if the device is removed, the node will cease to perform any accesses to the device.

The structure of `as_driver` allows to create additional devices at runtime and therefore can be used for any *ASTERICS* -based image processing chain implemented on hardware. Moreover, devices can also be deleted at runtime, with the kernel module displaying similar behavior as if it has just been loaded to the kernel. Therefore, the processing chain can also be replaced at runtime, by simply instructing the kernel module to delete all devices and subsequently creating new ones.




Figure 4.2.: Architecture of the *ASTERICS* Linux kernel driver (`as_driver`)

Table 4.2 lists the files of `as_driver` and their meaning. They can be found at "tools/as-linux/src/kernel_module/asterics-driver".

Name	Type	Description
<code>as_driver</code>	c source file	Implementation of the <i>ASTERICS</i> device driver.
<code>as_driver</code>	c header file	Compile time parameters and data structure of the <i>ASTERICS</i> device driver.
<code>as_linux_kernel_if</code>	c header file	Data structures and commands for <code>ioctl/unlocked_ioctl</code> and device types used by the <code>as_control</code> device.
<code>as_config</code>	c header file	Flags used for determining the features and environment the software has been compiled for. It is used for determining the appropriate implementation for functions provided by the <i>ASTERICS</i> software stack.
<code>Makefile</code>	GNU makefile	Builds the kernel module.

Table 4.2.: Files of the *ASTERICS* device driver

4.5.3. Compile-Time Options

The `as_driver` offers a set of configuration parameters, which can be set at compile-time and therefore take effect, once the device driver is loaded. Table 4.3 lists the available parameters. The device driver manages its devices in a list, with a fixed number of entries. The parameter `NUM_MAX_DEVICES` is used to define the number of entries in the list, which correlates to the maximum number of devices which can be created by the `as_control` device. The number of devices has to be at least set to two, since one entry will be already occupied by the `as_control` device. As for the maximum number of entries, it is best to make use of the define found in the library `kdev.t.h`, which defines the maximum available amount of supported minor numbers for device drivers. Each device requires a minor number in order for the kernel to distinguish between them.

The parameter `TIMER_INTERVAL` is used to define the interval in jiffies for generating a timer interrupt. The actual interval depends on the settings for `HZ` of the platforms. For embedded platforms, it usually defaults to 100 Hz, which means the interval has a granularity of 10 ms. Although the kernel provides an interface for converting a desired time in milliseconds to the appropriate number of jiffies, it cannot forgo the configured granularity of the interval. This means, the resulting time may not match the actual requested time by the user, which could lead to confusion. Thus, the parameter `TIMER_INTERVAL` uses jiffies to clearly indicate its platform dependency. An appropriate comment has also been added to the header file of the device driver to state this circumstance. Depending on the expected amount of data to be transferred between software and hardware, this

value can be increased or lowered accordingly. For a low amount of data, the user may consider to increase the timer value, since calls to read or write of the `as_memio` device may block for an extended period of time, until data becomes available again. Since the interrupt is also used to wake up any sleeping processes, they might block immediately again, since no data has been become available between two consecutive interrupts.

Name	Type	Range	Description
NUM_MAX_DEVICES	unsigned	2 - MINORMASK	Maximum number of devices available to the driver
TIMER_INTERVAL	unsigned	1 - 4294967295	Timer interval in jiffies

Table 4.3.: Configuration options for the *ASTERICS* device driver

4.5.4. Register-based IO Device

In order to access the physical addresses of the hardware registers, they have to be mapped to a virtual kernel address area first. Listing 4.3 shows the functions, which have to be called for being able to access the physical address region. The first function, `request_mem_region` is used to reserve a named address region from the kernel. By calling this function the driver tells the kernel, that it is going to use this address region. No actual mapping is performed at this point, only a reservation request. This prevents other drivers from mapping the same address region and thus competing accesses. The first parameter `start` specifies the physical address, where the requested region starts, with a size of `n` bytes. The last parameter `name` provides a pointer to a string, containing the name of the region. If the request has failed, a `NULL` value is returned by these function, otherwise a non-`NULL` value.

The function `ioremap` is used to perform the actual mapping of the memory region. It also requires the physical start address `start` of the region as well as its `size` in bytes. The return value is a virtual kernel address, which can be used to perform the actual accesses to hardware.

The mapping of the memory region is performed by the `as_control` device upon creating the `as_regio` device. Similarly, unmapping and releasing the memory region is either performed by the `as_control` device or at the point `as_driver` is unloaded.

```

1 struct resource * request_mem_region (
2     unsigned long start, unsigned long n, const char *name)
3
4 void * ioremap (unsigned long phys_addr, unsigned long size)
```

Listing 4.1: Functions for allowing to access physical addresses

The following Listing 4.2 shows the functions used by the `as_regio` device of the *ASTERICS* device driver for accessing the hardware registers of the hardware. For obtaining the currently stored data in the hardware register, `ioread32` is used. As the name suggests, it is used to read the value from the register at `addr`, which is the virtual kernel address, previously mapped by calling the aforementioned functions. The return value is the current register content. For writing data to the register, `iowrite` is used, which takes two parameters, the value to be written (`val`) and the virtual kernel address `addr`.

It is worth to note, that the currently used platforms, on which the device driver is used, are exclusively 32 bit systems and the hardware registers have also a size of 32 bits.

```
1 | unsigned int ioread32(void __iomem *addr)
2 |
3 | void iowrite32(u32 val, void __iomem *addr)
```

Listing 4.2: Functions for accessing hardware registers

The `as_regio` device provides only an implementation for the `unlocked_ioctl` method, whereas for open and close the default implementations provided by the kernel are used. Similar to the `as_control` device (Chapter TBD), the `cmd` parameter is used to inform the device, whether the method has been called by user or kernel space, in order to copy the data of `arg` appropriately. The `unlocked_ioctl` method can also be called by kernel space, since other devices of the *ASTERICS* device driver are also required to configure the hardware. Instead of performing accesses to the hardware registers on their own, they make use of the `as_regio` device. The `arg` parameter of `unlocked_ioctl` is a pointer to a `as_ioctl_params_t` structure, which is part of `as_linux_kernel_if.h`. The `cmd` parameter of this structure can either be `AS_IOCTL_CMD_READ` or `AS_IOCTL_CMD_WRITE`. In order to access the register correctly, the field `address` has to hold the physical address of the register. This address may be obtained by the tools used for implementing the hardware design (e.g. Vivado). For write accesses, the parameter `value` is written to the register, whereas for read accesses, the value of the register is directly returned by `unlocked_ioctl`, instead of copying it to the field of the structure. The `user_addr_start` is not used by the `as_regio` device and the user may decide to not explicitly assigning a value to it.

The user calls the associated `ioctl` method with the same parameters.

4.5.5. I2C Device

The *i2c device* works identically to the `as_regio` device and uses the same kernel mechanisms for obtaining a memory region and accessing the hardware registers. A separate device has been added to the *ASTERICS* device driver, to be able to map the hardware addresses of the used hardware registers to a different address region, which is not adjacent to the one used for the `as_regio` device. The actual functionality for the I2C uses the `as_i2c` module driver, which utilizes the device driver for performing accesses to its hardware registers.

4.5.6. Memory IO Device

The `as_memio` device utilizes the `as_memio` module driver for conveniently transferring data between application software and FPGA. For being able to transfer data, the `as_memio` device has to be associated with a memory module, which in turn is forwarded to the `as_memio` module driver. In order to use a specific `as_memio` device right away, this task is carried out upon creating the device with the `as_control` device. Here, the *base address*, *memory bus interface width* and *direction* has to be provided. The *base address* is the address of the first hardware register used by the corresponding memory module, which is required for configuring the module correctly. This address can usually be obtained by the tool used for implementing the processing chain on the FPGA (e.g. Vivado by Xilinx).

Similarly, the *interface width* is needed for aligning the data correctly for its transfers. The memory modules are synthesized for a certain bit width, which is also used for its port towards other hardware modules. For this reason, *byte enables* are currently not supported, which results in having to transfer a multiple of the *interface width* of bytes.

Since the *direction* of the data flow is determined by either using an `as_memreader` (to FPGA) or a `as_memwriter` (from FPGA) module, it has also to be provided to the `as_memio` device. Although the `as_memio` module driver supports both directions, only one can be used at a time, since an instance of the driver only manages one memory module at a time.

The file operation structure for the `as_memio` device provides implementations for five methods, namely `open`, `read`, `write`, `unlocked_ioctl` and `close`. Principally, the `open` method performs a number of checks and sets up the `as_memio` module driver for the specific memory module.

In a first step, the *device array* is iterated to find the `device_data_t` structure (part of `as_driver.h`), which represents the requested `as_memio` device. Multiple instances of the `as_memio` module driver using the same memory module conflict with each other, due to relying on status information of the module regarding the current data transfer. Therefore, only one instance of a given `as_memio` device is allowed. This is guaranteed by using the variable `busy` of the `device_data_t` structure, which is of type *atomic_t*. Since the access to the variable is atomic, only one process can successfully acquire the `as_memio` device.

After having acquired the corresponding `as_memio` device, the directions `flags` provided upon `open` are compared to the one set at the point the device has been created. In this way, the user is informed if the wrong device has been accidentally requested, e.g. data is to be transferred from memory to the FPGA but the device only supports inverse direction. If this has been the case, the `as_memio` device is released again and provides an error message to the user, pointing out this mismatch.

Otherwise, `as_memio_open` of the `as_memio` module driver is called with a set of configuration parameters. Except for the *interface width*, the default settings defined in the header file of the `as_memio` module driver are used. The allocation of the *Ring Buffer* and the *Buffer Handler* is carried out by the module driver internally, without requiring the device driver to explicitly allocate structures on its own. The module driver returns a pointer to the `struct as_memio_file_s` structure, which is used by the module driver for managing the memory module. The pointer is assigned to the `memio_file` field of the `device_data_t` structure of the device.

As the `as_memio` device supports blocking and nonblocking data transfers, the presence of the `O_NONBLOCK` flag is checked. If this flag has not been provided upon calling `open`, a *wait queue* is set up for the device, allowing it to sleep if the request number of bytes cannot be served right away. Lastly, the variable `memio_active` is set to inform the interrupt logic to serve this device. Figure 4.3 summarizes the steps performed by the *open* file operation method.

For actually transferring data between main memory and the FPGA, the methods `read` and `write` are used. In order to prevent race conditions of multiple processes trying to read or write data at a given time, using the same `as_memio` device, a *mutex* is used. For this purpose, the `device_data_t` structure of the device provides the variable `access_lock`. Similar to `open`, the provided direction flag is evaluated, since only either of the two file operations is supported, depending whether a `as_memreader` or `as_memwriter` module




Figure 4.3.: Processing steps performed by the `open` method of the `as_memio` device.

is associated. If the requested file operation is not supported by the specific `as_memio` device, an error message points out the mismatch and a negative value is returned. For this reason, the user has to evaluate the return value of the used function, at least for the first call.

Subsequently, the presence of `O_NONBLOCK` is checked. If the flag has been provided, the specified number of bytes and the *User Buffer* is passed to the `as_memio_[read/write]` function of the `as_memio` module driver. The *Buffer Handler* tries to serve the request as far as possible by transferring data between the *User Buffer* and the *Ring Buffer* and configuring the associated memory module accordingly. Since the data cannot be directly copied between user and kernel space, the function `copy_[to/from]_user` has to be used. Therefore, the module driver checks whether it has been compiled for the Linux kernel or for a bare-metal application, using the setting provided by `as_config.h`. The actually transferred number of bytes is returned to the `as_memio` device, which is equal or less than the requested number of bytes. This number is then passed to the user, returning immediately without blocking even if the requested number has not been met. The POSIX standard states, that a negative return value shall be passed to the user, in case no data has been transferred at all and the device would block with the `O_NONBLOCK` flag being set. However, since the `as_memio` device does not block under any circumstance if the `O_NONBLOCK` flag has been provided, no error code is returned in this case. The `read/write` functions simply return with a "0" for the number of bytes, which have been transferred. The caller of the corresponding function is expected to evaluate the return value and call the function again, if the requested amount has not been served entirely.

If the `O_NONBLOCK` flag is absent, the `as_memio` device performs the same call to the `as_memio` module driver. If the module driver has been able to perform the data transfer completely, the method behaves in the same manner as if the flag had been provided. However, in case the transferred number of bytes is less than specified, the `as_memio` device sets up the condition variable `wake_up_cond` and sets the flag `register_intr` before blocking by calling the function `wait_event_interruptible`. The processor stops executing the

blocking process. When the interrupt handler wakes up the process again by setting the condition variable appropriately and calling the function `wake_up_interruptible`, the device driver calls `as_memio_[read/write]` function again with the remaining bytes to be transferred. If the request has been served entirely, the file operation method of the `as_memio` device exits. Otherwise, the above mentioned procedure is repeated. When exiting, the mutex is released again. Figure 4.4 summarizes the processing steps performed by the `read` and `write` method of the `as_memio` device.




Figure 4.4.: Processing steps performed by the `read` and `write` method of the `as_memio` device.

The `unlocked_control` method of the `as_memio` device is used to trigger the *Buffer Handler* of the `as_memio` module driver to check whether there is data within its *Ring Buffer* to be transferred. The `as_memio_hw_update` function of the module driver is used, by providing the pointer to the `memio_file`. Although this function is called by the module driver for every read and write request, it may occur that two calls to this function are required for transferring all data. This is caused by the discrepancy of the differing access types of the *Buffer Handler* and memory module to the *Ring Buffer*. The former writes or reads circularly to or from the *Ring Buffer*, i.e. if the upper boundary is reached, it continuous at the lower boundary automatically. The memory module, however, can only perform data transfers on physically concurrent memory addresses. If a wrap around is required, the *section* of the memory module has to be configured up to the upper boundary of the *Ring Buffer* and the second one starting at the lower boundary again. Usually, an explicit call to the `unlocked_ioctl` method is not required, since the interrupt handler of the *ASTERICS* device driver regularly calls `as_memio_hw_update` for its `as_memio` devices, which are currently being used (see Chapter 4.5.9).

The `close` method of the `as_memio` device resets the two variables, which are used for the interrupt logic of the device driver, `memio_active` and `register_intr`. In order to return the acquired resources by the `as_memio` module driver back to the kernel, it calls the function `as_memio_close`. Additionally, the module driver performs a reset on the

associated memory module. This terminates all ongoing data transfers, since the allocated *Ring Buffer* is deleted and thus the memory area is no longer valid. The `as_memwriter` assumes a passive behavior, which prevents it from blocking any associated hardware processing chain.

4.5.7. Memory Mapped IO Device

The `as_mmap` device circumvents having to copy data on memory by utilizing a dedicated memory area, which is published to the user. This memory can be shared between hardware and software. Since the Linux operating system utilizes virtual address spaces, actual physical memory cannot be accessed from user space in the same way as its virtual addresses. However, this limitation can be lifted to some degree, by utilizing mechanisms provided by the kernel to publish certain areas of physical memory to the user. This is accomplished by implementing the file operation method `mmap` in a device driver for mapping a physically concurrent area of memory into the virtual address space of the user. For this reason, the `as_mmap` device has to provide a memory area which meets the requirements for being able to be mapped. Regarding the lifetime of a device driver, the required memory can be acquired at several stages, such as at the time being loaded as kernel module, upon device creation or when the corresponding device is actually used. Since `as_driver` aims at being operable for any kind of image processing chain without having to reload the kernel module, the actual number of devices required by the user cannot be determined at the time it is being loaded to the kernel. As the aforementioned memory areas are only utilized by devices of the `as_mmap` type, a single memory area is allocated for each `as_mmap` device upon creation, using the `as_control` device. The size of the memory area is configurable by providing the appropriate parameter to the `as_control` device. The memory area is acquired by using the kernel function `--get_free_pages`, which allocates a physically concurrent amount of memory and returns the start address of it, i.e. a virtual kernel address. This address is stored within the device to be used later on for the file operation methods. As a side note, only sizes up to 4 MB have been used. Allocations are to the power of two. For preventing memory leaks, the memory has to be released when the corresponding device is no longer needed, i.e. when it is deleted.

As already stated, it would also be possible to allocate the memory when using a file operation method, such as `open`. However, allocating memory can take quite some time, especially when trying to acquire larger areas of memory. Additionally, it tends to get worse the longer the system runs, as memory gets fragmented. Usually, when the user attempts to interact with a certain device, the associated functionality is to be utilized immediately without further downtime. For this reason, the memory allocation has been shifted to the point, where the device is created, i.e. the `as_control` device.

Once `open` has been called on the device, the allocated memory region can be mapped using the file operation `mmap`. For the `open` and `close` file operations, the default implementations provided by the kernel are used. For actually mapping the allocated memory to the user space, the `vm_end` and `vm_start` field of the provided *virtual memory aread* (*vma*) structure for `mmap` is used. The difference between both is used for determining the number of bytes to be mapped. If the number of bytes is equal or less than the one of the allocated area, the requested amount is mapped into the virtual address space of the user. Listing 4.3 lists the functions used for the actual mapping. The first one, `virt_to_pfn`, is a macro for determining the *page frame number* (*pfn*) of a given virtual

address. Since `__get_free_pages` returns a virtual kernel address for the allocated memory area, this address is used. The page frame number is required by the following function `remap_pfn_range`, which performs the actual mapping. For the argument `virt_addr`, the `vm_start` field of the `vma` structure is used and for `size` the aforementioned difference of the `vm_end` and `vm_start` field. Similar, the `vm_page_prot` field is used for the `prot` argument. Usually, the user has to provide `PROT_READ` and `PROT_WRITE` when calling `mmap` from user space in order to be allowed to read and write to the mapped region. The kernel provides the virtual address to user after the mapping, without requiring the developer of the device driver to perform any additional tasks.

```

1 | #define virt_to_pfn(kaddr)
2 |
3 | int remap_pfn_range(struct vm_area_struct *vma, unsigned long virt_addr,
4 |                  unsigned long pfn, unsigned long size, pgprot_t prot);

```

Listing 4.3: Functions for allowing to access physical addresses

Although the user can perform read and write accesses to the mapped memory area, transferring data to or from the hardware requires an explicit configuration of an appropriate memory module, depending on the desired direction. This task is accomplished by using the file operation `ioctl` in user space, which results in calling the `unlocked_ioctl` method of the `as_mmap` device by the kernel. For its `arg` parameter, the `as_ioctl_params_t` structure is used. The `cmd` field is used for determining the direction of the transfer, which can either be `AS_IOCTL_CMD_READ` or `AS_IOCTL_CMD_WRITE`. The commands are defined in the interface header file `as_linux_kernel_if.h` of the device driver. The former requires a `as_memwriter` module, whereas the latter requires a `as_memreader` module.

The following parameter `address` specifies the base address of the memory module to be used for the data transfer. Since the `as_mmap` device is not bound to a specific memory module, an appropriate memory module has to be associated, which is either a `as_memreader`, if the parameter `AS_IOCTL_CMD_WRITE` has been provided, or a `as_memwriter` for `AS_IOCTL_CMD_READ`. In order to find an appropriate memory module, the `device_array` is iterated to check if a `as_memio` device exists, which is associated with the desired memory module. This way, the `as_mmap` device can use any of the defined memory modules within `as_driver`. If the memory module is defined within a `as_memio` device, it checks the `busy` flag of the device, whether it is currently in use, i.e. the file operation `open` has been called on the requested `as_memio` device. By checking the flag, the device driver prevents interfering with any ongoing data transfers or the *Buffer Handler*. The flag is a variable of the type `atomic_t` which also helps to prevent possible race conditions for acquiring the shared resource, i.e. the memory module.

The `value` parameter is used to specify the number of bytes to be transferred between hardware and software. Here, the device driver checks whether the requested amount can be transferred with the memory bus interface width used by the memory module. The number of bytes has to be a multiple of the interface width. Otherwise, a message is printed by the device driver to indicate the mismatch.

Lastly, the parameter `user_addr_start` is used to choose the start address within the memory mapped area, where the data transfer is supposed to begin. The address is desired starting point within the virtual address space mapped to the user and is translated into the associated physical memory address. Figure 4.5 illustrates the combination of the `user_addr_start` and `value` parameter for determining the memory area to be used for

the data transfer. The sum of both parameters must not exceed the boundaries of the memory area, as the device driver will perform any data transfer.




Figure 4.5.: Determining memory area for data transfer.

After successfully determining the physical address area for the data transfer and acquiring the corresponding memory module, the device driver configures the memory module accordingly. This task is accomplished by using the interface functions of the `as_reader_writer` driver, which, in turn, uses the `as_regio` device for accessing the hardware registers. Thereby, the *size* and the *start address* of the *section* is written to the hardware register. For the remaining parameters, the default values specified in the `as_reader_writer` module driver are used. As of the `as_memwriter`, the `enable` and `disable_on_no_go` flags are set. This prevents the `as_memwriter` to store any additional data in its *Fifo Buffer* and thus negatively impacting other parts of the processing chain. Subsequently, regardless of the memory module being used, the `go` flag is set to start the operation of the module.

Since the memory module is occupied with a data transfer at this point, it cannot be released by the `unlocked_ioctl` method immediately, as the `as_memio` device performs a reset on the memory module upon `open`. This would terminate the current data transfer and thus has to be prevented. Therefore, the status flag `done` is checked for determining whether the memory module has already finished its operation. Depending on the image processing chain, this may take quite some time, which makes having to actively wait on the operation to finish undesirable. For this reason, the `as_memio` device utilizes a *wait queue*, which is initialized upon creating the `as_memio` device. After checking the `done` flag, the process executing the `unlocked_ioctl` method blocks by calling `wake_event_interruptible`. If the process is woken up by the *interrupt handler*, it checks the flag again. In case the flag is still not set, the procedure is repeated. Otherwise, the `busy` flag of the utilized `as_mmap` device is unset, thus releasing the memory module. Due to the aforementioned reason, the `as_mmap` device currently does not support the `O_NONBLOCK` flag.

4.5.8. Control Device

The `as_control` device is used for creating and deleting additional devices at runtime. It is the only device, which is created upon loading the device driver to the kernel and is always associated with the first *minor number*, i.e. "0". Similarly, it is the device with the first index within the *device array*. Since it is only used for managing the other devices of the driver, it only utilizes the mutex `access_lock` of its associated `device_data_t` structure, which is also initialized upon loading the device driver. For obvious reasons, `as_control` device cannot delete itself or add additional instances of this device type to the device driver.

The functionality of the `as_control` device is covered by the file operation method `unlocked_ioctl`, which is the only method within its file operation structure. As for all devices, `open` has to be called first, before being able to utilize it, however, no implementation is provided for neither `open` nor `close`. This results in using the default methods provided by the kernel.

The mutex `access_lock` is utilized to tackle potential race conditions. Therefore, it always locks its mutex first, when executing its `unlocked_ioctl` method. Since the `as_control` device is the only one being available after having loaded the *ASTERICS* device driver, adding further devices is the first task performed by the device and is therefore covered first. In addition to the pointer to the structure representing the device (`filp`), `unlocked_ioctl` method requires two parameters, namely `cmd` and `arg`. The first parameter is used to tell the *as_control* device whether the call to its method stems from the user or kernel space. This is represented by providing either `CALLED_FROM_USER` or `CALLED_FROM_KERNEL`, respectively. Both defines are part of the header file `as_linux_kernel_if.h`, which is part of the *ASTERICS* device driver, but is also included for the application software. Depending on the origin of the call, the `arg` parameter has to be handled differently. For calls from kernel space, the data fields of the parameter can be accessed directly using common assignments. However, if the call originates from user space, the function `copy_from_user` has to be used for copying the data fields of `arg` into a local structure of the same type, in order to be able to access them. Generally, the request for creating or deleting devices is performed from user space, since the applications software determines the required devices for operating with the hardware residing on the FPGA. Nonetheless, the access from kernel space is also supported, in case a different device driver is used for requesting additional devices. As of the current state, this is mainly for future developments and applications of `as_driver`.

The `arg` parameter, as already suggested, contains the information required by the `as_control` device for creating devices. In order to retrieve the information in a more convenient manner, a structure is used, which possesses a number of fields. This structure is of the type `as_ctrl_params_t`, which is part of `as_linux_kernel_if.h`.

The first field of this structure indicates, whether a new device has to be created, by providing `CMD_CREATE_DEVICE` for it. If this parameter has been provided, the `as_control` device checks, whether there are remaining entries in the *device array* for adding an additional device. This is done by comparing the global variable `initialized_devices`, used for tracking the number of currently present devices, with `MAX_DEVICES`, defining the maximal number of supported devices. Each time a new device is added to the device driver, this variable is incremented. Conveniently, this can also be used for index within the *device array* for inserting the next device. If the maximal number of devices has been reached, the `as_control` device exits with an error message and return value, pointing

out this circumstance. Otherwise, the structure of the current device is initialized with default values, which mainly consists of setting pointers to NULL. In the next step, the type of the requested device is determined by evaluating the parameter `dev_type` of the `arg` parameter. The type has to be one of the supported ones, which are also defined in `as_linux_kernel_if.h`. Currently supported devices are the `as_regio`, `as_i2c`, `as_memio` and `as_mmap` device. The appropriate file operation structure is assigned to the `fops` field of the device structure. The `interface_width` and `flags`, for specifying the memory bus interface and supported direction for data transfer, are assigned to fields with the same name of the device structure, respectively. Subsequently, the `address_range_size` size field is assigned with the field with the same name. The device is then created by using `cdev_init` with the appropriate file operation structure.

For the `as_regio` and `as_i2c` device, a named memory region is requested. The fields `dev_address` and `address_range_size` of the `arg` parameter are used for specifying the physical start address and the size of the mapped region. The address of the mapped region is assigned to the `baseaddress_virt` field of the device structure. The offset between the physical and virtual address is stored in the field `offset`. Since the memory region has to have a name, `as_iic` and `as_regio` are used for the devices, respectively. However, as the names for the regions are unique, the device driver currently only supports one instance for each of the two device types.

For `as_memio` devices, only the field `dev_address` of the `arg` parameter is assigned to the field `hw_module_addr`, to associate the memory module. No further resources have to be allocated, since it is handled in its entirety within the file operation methods of the device. Since the device is the only one associated with a specific hardware module, the aforementioned field is only used for this device.

Regarding the `as_mmap` device, a new `mmap_info_t` structure is allocated for storing the `address_range_size` and the allocated physically concurrent memory, using `__get_free_pages`. The size is used for determining the one for the memory allocation. The start address of the allocated structure is assigned to the `mmap` field of the device structure. Lastly, the `wait queue wait` is initialized for allowing the device to block later on.

After the successful initialization of the device, it is published to the kernel by using `cdev_add`. For the *minor number*, the current value of `initialized_devices` is added to the first number, which has been used by the device driver. In this case, the first *minor number* is 0. Lastly, the `initialized_devices` variable is incremented and the mutex is unlocked again.

In order to prevent having to reload the kernel module of the *ASTERICS* device driver for removing devices, the `CMD_REMOVE_DEVICE` has been introduced to the `as_control` device. Since an array of a static size is used for managing the devices, deleting single devices would result in holes within the array, which would require a specific handling to avoid trying to access non-existing devices. Alternatively, an array with a generic size could be used, where the size is increased or decreased each time a new device is created or deleted, respectively. This approach would necessitate to allocate and reallocate major parts of the device representation at runtime. As resources may grow scarce the longer the operation system runs, trying to create new devices are more likely to fail. Usually, devices are deleted and replaced when the hardware processing chain is replaced. Often times, the majority of the devices are affected, which is the main reason for having the `as_control` device delete all other devices at once. This is accomplished

by looping the *device array* and releasing all previously acquired resources. The variable `initialized_devices` is used as the upper boundary of the loop, since it represents the number of devices, which are currently used. After the `as_control` device has finished its task, `initialized_devices` is set to 1 again, as only one device is present at this time, i.e. the `as_control` device itself.

When deleting devices, care has to be taken, that none of these devices is currently used to prevent undesired behavior. For this reason, it is recommended to call `close` on all devices except the `as_control` device.

Figure 4.6 summarizes the essential functionality and the required steps of the `as_control` device.




Figure 4.6.: Flow chart of the `unlocked_ioctl` file operation for the control device

4.5.9. Interrupts

4.5.9.1. Kernel Timer

For introducing interrupts to the `as_driver`, a global timer has been added for periodically generating interrupt events. The timer `interrupt_timer` is of the type `struct`

`timer_list`, which is part of the timer API of the kernel. The timer uses jiffies for determining its interval between interrupt events. For the Zynq platform, the default setting of the system uses the value 100 for its HZ definition (`param.h` which is part of the system). This results in a granularity for the timer interval of 10 ms. The timer is initialized upon loading the device driver into the kernel, where the parameter `TIMER_INTERVAL` is used for the actual interval of the timer. For its interrupt handler, the timer is associated with the function `timer_callback`, which is called when the timer expires, i.e. after the configured interval. The timer is triggered for the first time at the end of the initialization of the device driver and registers itself within its interrupt routine. In order to prevent race conditions when the device driver is unloaded, the flag `timer_shutdown` is used. This flag is set exit method of the device driver before trying to delete the timer. The timer checks this flag before trying to register itself to run again. If this flag is set, the timer does not run again.

As aforementioned, the main purpose of the interrupt handler is to manage blocking `as_memio` and `as_mmap` devices. Since interrupt routines have to be executed in a timely manner, the amount of operations of it are rather limited. As `as_driver` may utilize several devices, serving them can be time consuming task and is therefore not suited to be performed within the interrupt handler itself. For this reason, the shared work queue by the kernel is used, into which the work item `timer_wq`, is inserted. This work item is associated with a function, which is executed when the work item is scheduled to run by the work queue. The function in turn is used for carrying out the actual operations required for handling the `as_memio` and `as_mmap` devices. The work item is set up and associated with the function `data_transfer_update_task` by calling the macro `INIT_WORK`. The function is then scheduled by the `timer_callback` function of the timer. This allows the interrupt handler of the timer to return in a timely manner, since the only two operations performed by it is calling `schedule_work` for the inserting the work item into the queue and registering itself to run again. The initialization of the work item is done just before configuring the timer, in order to be used.

The first part of the `data_transfer_update_task` function handles any `as_memio` devices, which are currently in use. In a first step, the function iterates all currently initialized devices within the *device array* to find `as_memio` devices. This is determined by examining the `fops` field of the device structure, whether it points to the file operation structure used for the `as_memio` device. If this is the case, it checks if the `memio_active` flag is set, which means the user has called open on the corresponding device. Subsequently, the `register_intr` flag has been set, if the device is currently sleeping. The `data_transfer_update_task` sets the condition variable `wake_up_cond` and calls `wake_up_interruptible` on the device, which causes it to wake up and check if new data has become available. For `as_memio` devices which are in use but the `register_intr` flag has not been set, the function `as_memio_hw_update` of the `as_memio` module driver is called. This guarantees, that data in the *Ring Buffer* is not "stuck" for an extended period of time, before being transferred. Otherwise the user may wait indefinitely for the data to actually appear on memory or at the processing chain on the FPGA. For the `as_mmap` devices, the `fops` field is also checked for determining the device. This is performed at the same time as for the `as_memio` devices, to prevent having to loop the devices twice. Similar to the `as_memio` device, the `register_intr` flag is examined before setting the `wake_up_cond` variable and calling `wake_up_interruptible` on the `as_mmap` device.

4.5.9.2. Hardware Module

- This section is currently under construction -

4.5.10. Driver Initialization and Deinitialization

Once `as_driver` has been successfully compiled, it can be loaded as a kernel module. The device driver requests a single major number and the configured amount of minor numbers, starting with 0. The major number is used to tell the kernel which driver is associated with a given device. Since a device driver may be responsible for more than one device, as is the case for the *ASTERICS* device driver, the minor number is used to distinguish between the devices. Currently, the device driver is assigned a major number dynamically by the operating system, instead of having it request a specific number itself. This prevents potential conflicts with other drivers, if the requested major number is already in use or a different driver tries to request the same major number at a later point. After the major number and minor numbers have been acquired, a device class is created for grouping the devices.

Since the devices depend on a specific *ASTERICS* -chain, they have to be created dynamically by the `as_control` device. For this reason, the device driver creates the `as_control` device upon initialization and assigns the first minor number (0) to it. The `as_control` device is created, by initializing the first device in the device list as the `as_control` device. Additionally, the number of initialized devices is incremented by one. However, the device driver does not create a device node on the file system itself, in order for the user to choose the name and location on his own. Rather, the user is expected to create the device node to the actual device.

Lastly, the interrupt timer is set up by mapping its service routine and configuring the time interval, at which the service routine is to be executed. The time interval can be configured as part of the compile-time options of `as_driver`.

As for unloading the *ASTERICS* device driver, the `timer_shutdown` flag is set to prevent the interrupt timer to run again before deleting it using `del_timer_sync`. Subsequently, all currently initialized devices, except for the `as_control` device, are deleted by releasing all resources to the operating system and removing any memory mappings, first. After this step, the device driver requests the kernel to delete the devices with their corresponding minor number. Once there is no device remaining, the `control` device is deleted in the same way, before the *device class* is destroyed and the driver itself is unregistered. The major number and all minor numbers are released and may be assigned to a different driver.

4.5.11. Application Notes

4.5.11.1. Building the Kernel Module

There are two options for building the Linux kernel module, either using a cross-compiler on the host platform or the native compiler on the target platform itself. Both require the proper *kernel headers* to be installed (usually at `"/lib/modules"`) for building Linux kernel modules for the target architecture. A `Makefile` is provided for the `as_driver` with options for building the Linux kernel module on either the host or the target. Comments

within the `Makefile` describe how either one can be used. The option for compiling on the host platform, however, has only been tested for Xilinx platforms so far. Xilinx ships its own libraries and tools, such as the compiler. Additional steps may be required for other vendors but should work in the same manner, by simply referring to the path where the kernel headers have been installed.

More information for installing the kernel headers are provided at the [Technical Wiki](#).

4.5.11.2. Creating Devices

Except for `as_control`, all devices have to be created within `as_driver` since they depend on the actual *ASTERICS* -chain. Devices are defined within `as_hardware.c`, which provides interfaces for obtaining the number and list of devices. The source file `create-devices.c` shows the required steps for creating and deleting devices using the interfaces of `as_hardware.c(/h)`. This file can be found at `"tools/as-linux/src/kernel_module/create-devices"`. The shell script files `load_devices.sh` and `unload_devices.sh` use the executable of `create-devices.c`.

The whole directory (`"create-devices"`) can be copied into the one of the system for using the system specific `as_hardware.h/c`.

4.5.11.3. Creating Device Nodes

In order to use the devices of the *ASTERICS* driver, corresponding device nodes have to be created on the file system. The *minor* numbers are assigned in the same order as the devices are created, starting with `"1"` (`"0"` is the `as_control` device). However, the *major* number of the kernel module has to be looked up, since it is dynamically assigned by the Linux kernel. This can be achieved by searching for `as_driver` in `"/proc/devices"`. The actual device node is then created with `mknod`.

The two shell scripts `load_devices.sh` and `unload_devices.sh` are provided for creating and deleting device nodes. The *minor* numbers of the device nodes have to match the devices listed in `as_hardware.c`.

5. Interfaces

5.1. General Interfaces

by Alexander Zöllner, Gundolf Kiefer

5.1.1. Common Control and Status Registers

Note that the registers described here are currently only planned and will be integrated into the Automatics system generator, described in section 6.1, in the future.

Name	Address Off.	Width	Description
asterics_id	0x0	32	Indicates whether the processing chain is <i>ASTERICS</i> -based.
asterics_version	0x4	32	Major, minor and revision of the <i>ASTERICS</i> installation this chain has been built with.
asterics_driver_id	0x8	32	Compatible flavor of the software stack.
asterics_state/control	0xC	32	Global <i>ASTERICS</i> -chain instructions and status information.

Table 5.1.: Common control and status registers of an *ASTERICS* image processing chain.

Field Name	Bit Index	Type	Description
asterics_id	31:0	ro	The identification field of <i>ASTERICS</i> (for example: 0x0ee500a5).

Table 5.2.: Bit fields of the `asterics_id` register of the *ASTERICS* -chain.

Field Name	Bit Index	Type	Description
major	31:16	ro	Major number of the <i>ASTERICS</i> installation.

minor	15:8	ro	Minor number of the <i>ASTERICS</i> installation.
revision	7:0	ro	Revision of the <i>ASTERICS</i> installation.

Table 5.3.: Bit fields of the `asterics_version` register of the *ASTERICS* installation.

Field Name	Bit Index	Type	Description
driver_id	31:0	ro	Identification number of compatible software stack flavor. First 8 characters of the SHA1 hash of <code>as_hardware.c</code> .

Table 5.4.: Bit fields of the combined `asterics_driver_id` register of the *ASTERICS* -chain.

Field Name	Bit Index	Type	Reset Value	Description
reset	16	wo	0x0	Reset the entire <i>ASTERICS</i> -chain at once.
sync_error	3	ro	0x0	Data synchronization error occurred anywhere within the <i>ASTERICS</i> -chain which led to data loss.
data_error	2	ro	0x0	A data error occurred anywhere within the <i>ASTERICS</i> -chain.
ready	0	ro	n/a	<i>ASTERICS</i> -chain is ready for operation.

Table 5.5.: Bit field overview of the combined `asterics_state/control` register of the *ASTERICS* -chain.

The **READY** signal described in Table 5.5 is a "AND" combination of the **READY** signals of all hardware modules. Similarly, the **DATA_ERROR** and **SYNC_ERROR** signal are "OR" combinations of their respective signals of all hardware modules.

Usually, the hardware modules also poses a **state/control** register with the same bit fields as the `asterics_state/control` register.

5.1.2. Error Handling

There are two distinct error types available to *ASTERICS*, namely `SYNC_ERROR` and `DATA_ERROR`, which are handled separately. The former is a per-module signal, as described in Table 5.10 of Chapter 5.2, which may be forwarded to the `asterics_state/control` register of the *ASTERICS*-chain. The `SYNC_ERROR` cannot be cleared by software directly. Rather, a reset has to be performed on the *ASTERICS*-chain (see Chapter 5.2.2).

The `DATA_ERROR` is part of the `as_stream` interface (see Chapter 5.3). As opposed to the `SYNC_ERROR`, the software is responsible for clearing the `DATA_ERROR`, as described in Chapter 5.3.3.

5.1.3. Module and Chain Reset Behavior

Under certain circumstances, the need for resetting the *ASTERICS* image processing chain may arise, for example for having a defined state of the processing chain before using it for the first time or if an error occurred.

An *ASTERICS*-chain can either be reset at once using the `RESET` signal of the `asterics_control` register or per-module. The latter requires to perform the reset in the correct order, starting from the data source to sink.

If a module receives a `RESET` signal, the corresponding `READY` and `STROBE` signals have to be unset (0) after the following clock cycle. `READY` and `STROBE` must not be set (1) as long as `RESET` is set (1). The `RESET` signal has to persist for at least one clock cycle. Once the `RESET` is unset (0), the module sets its `READY` signal as soon as data can be accepted or the `STALL` signal can be set correctly.

The software is expected to read the `READY` signal of all modules or the one of the `asterics_state` register before starting any module.

5.1.4. Version Management

ASTERICS allows to build a wide variety of image processing chains, each being accompanied with their own *ASTERICS Support Package*. Thus, the *ASTERICS Support Package* has to match the configuration of the *ASTERICS*-chain, which includes address offsets or the type of modules which have been used. If the software does not match the hardware, unexpected behavior or the *ASTERICS*-chain not working at all is to be expected. The most common error is software drivers trying to access the module's corresponding hardware registers at a certain address but inadvertently configure registers of a different type due to mismatch of addresses.

For this reason, the *ASTERICS*-chain poses version registers as described in Chapter 5.1.1. The software can read these registers to check whether the current version of the software stack is compatible with the *ASTERICS*-chain it is trying to operate.

The *ASTERICS Support Package* also poses a version, which is a SHA1 hash of the source file `as_hardware.c`. This file describes the configuration of the *ASTERICS*-chain, along with pre-synthesis parameters of the used modules.

5.1.5. i2c Bus Master for Module Configuration

by Philip Manke

External modules used with the *ASTERICS* framework (particularly cameras) often require to be configured using the *i2c* bus. To provide a universal solution across platforms for this problem, *ASTERICS* implements its own *i2c* hardware module.

This section will give a brief overview on what *i2c* is and how to get started using the `as_iic` module.

5.1.5.1. What is *i2c*?

i2c is a bus system which allows for multiple devices to be connected using just two signals/wires in total. There are two types of devices which connect to the bus: masters and slaves. Only masters are allowed to start a transaction on the bus. Having multiple masters on a single bus is not supported by the `as_iic` module, though generally possible.

The two wires of the *i2c* bus carry a clock signal ($SCL \triangleq$ Serial CLock) and a data signal ($SDA \triangleq$ Serial DAta).

The *i2c* protocol uses device addresses to talk to the different devices on the bus. This address is 8 bits in length, with the last bit differentiating between read and write transactions.

5.1.5.2. How to Configure `as_iic` for Operation

The `as_iic` module only requires one function to be run before it is fully operational: `as_iic_init()`. This configures the SCL frequency of the *i2c* bus and is effective immediately. The supported standard *i2c* bus frequencies are 100 kHz and 400 kHz for *standard mode* and *fast mode i2c* respectively. With the `as_iic` module it is possible to configure the frequency freely in a range from 10 kHz to 1 MHz. This allows for faster transactions, provided the slave devices support the faster bus frequency. The function `as_iic_reset()` resets the module to the uninitialized state.

5.1.5.3. Using `as_iic`

The software driver for `as_iic` provides easy-to-use high level functions for executing transactions on the *i2c* bus. After connecting the hardware and initializing the `as_iic` module correctly, the high level driver functions can be used immediately.

The two most useful functions are:

- `as_iic_read_reg()`
- `as_iic_write_reg()`

These two functions will read and write the registers of *i2c* slaves connected to the bus. They both need the *i2c* modules' base-address, the *i2c* address of the slave and a pointer to the address of the register to read or write. The forth pointer required by the functions points to the byte to send to the *i2c* slave (`as_iic_write_reg()`) or to the variable to store the content of the *i2c* slave register in (`as_iic_read_reg()`).

Section 7.6.2.5 briefly describes how to connect hardware devices to the *i2c* bus.

Details on the software driver for `as_iic` and other modules, can be found in the *ASTERICS* Doxygen documentation. The implementation of `as_iic` is explained in detail in 7.6.

It is recommended to check out 7.6.4 before using `as_iic`, to avoid common pitfalls.

5.1.6. Generic Register Interface for *ASTERICS* Modules

by Philip Manke

ASTERICS provides a generic and configurable register interface that all modules can use. Configuring it becomes very easy when used in conjunction with Automatics, the *ASTERICS* chain generator. Table 5.6 lists the ports comprising the slave register interface from the viewpoint of an *ASTERICS* module.

Name	Data Type	Direction	Description
slv_status_reg	slv_reg_data	out	Data transport to software. An array of 32 bit registers.
slv_ctrl_reg	slv_reg_data	in	Data transport to hardware. An array of 32 bit registers.
slv_reg_modify	std_logic_vector	out	Data modify enable signals for the status registers. A vector as wide as the number of registers. Every clock cycle that a bit is set to '1' in this vector, the register will update it's value as set from the hardware.
slv_reg_config	slv_reg_config_table	out	A port to export the register configuration. An array of two bit <code>std_logic_vectors</code> , designating how the registers are configured.

Table 5.6.: Overview of the signals comprising the slave register interface of *ASTERICS* modules.

Each module using the interface must implement all four ports. The `helpers` package from the `asterics` library must also be used in the VHDL file. This makes the custom data types used to bundle the register signals available within the module.

Additionally, the module must contain a constant named `slave_register_configuration` towards the top of the architecture definition:

```
constant slave_register_configuration : slv_reg_config_table(0 to
<reg_count>) := (<config>)
```

The width of the constant and all ports must manually be set to the number of the desired register count. Then the constant can be configured: For each register a two bit wide `std_logic_vector` is required, table 5.7 lists all possible values.

Value	Description
AS_REG_NONE or "00"	No register generated.

AS_REG_STATUS or "01"	Only generate a status register: Data transport only from the hardware module to the software. This saves some hardware resources and increases data security, as the software won't be able to overwrite the register contents.
AS_REG_CONTROL or "10"	Only generate a control register: Data transport only from software towards the hardware module. This mainly just saves some hardware resources.
AS_REG_BOTH or "11"	Generate a full slave register with data transport enabled in both directions.

Table 5.7.: Possible values in the slave register configuration constant.

Example configuration:

```
constant slave_register_configuration : slv_reg_config_table(0 to 3) :=
("11", "11", "10", "01");
```

For this configuration, all ports also need to have a data width of (0 to 3). Also note that all register ports and the constant have data widths in an ascending direction (using `to` instead of `downto`)!

Note: You may use an "others" construct to assign the register configuration (`:= ("11", (others => "01"))`). This is supported by Automatics for automatic IP-Core generation. *Important:* This causes an error when using the constant definitions `AS_REG_XX` and may thus only be used with string literals (eg. "01")!

Note: If the module only has a single register, the "normal" assignment of the configuration constant using `:= ("10")` will usually fail. Either use an `others` construct or a direct assignment using `:= (0 => "10")` to assign the register configuration. Both ways are supported by Automatics.

Using Automatics:

Automatics can automatically instantiate the required register manager for the register interface. This requires the following:

- The ports of the register interface must contain the names as mentioned above. They may have a *common suffix*, which is required if a module contains multiple interfaces. The suffix must be separated by an underscore from the specified signal names and the configuration constant must have the same suffix. Note: The suffix is only required if the module has multiple register interfaces.
- The configuration constant must be defined in the architecture definition, before any `begin` keyword, as Automatics stops parsing the architecture at the first `begin` keyword.

Manual configuration:

The register interface ports must be connected to the register manager component `as_regmgr`. The register manager has an interface consisting of the same ports with identical names as the register interface of the hardware modules:

- `slv_status_reg => slv_status_reg`
- `slv_ctrl_reg => slv_ctrl_reg`
- `slv_reg_modify => slv_reg_modify`
- `slv_reg_config => slv_reg_config`

And an interface roughly matching an AXI interface, ommiting unnecessary signals. Table 5.8 lists these ports.

Name	Data Type	Direction	Description
<code>sw_address</code>	<code>std_logic_vector</code>	in	The read and write address. <code>as_regmgr</code> does NOT support simultaneous read and write accesses.
<code>sw_data_out</code>	<code>std_logic_vector</code>	out	Data transport towards software.
<code>sw_data_in</code>	<code>std_logic_vector</code>	in	Data transport towards hardware modules.
<code>sw_data_out_en</code>	<code>std_logic</code>	in	Enable signal for read accesses from software.
<code>sw_data_in_en</code>	<code>std_logic</code>	in	Enable signal for write accesses from software.
<code>sw_byte_mask</code>	<code>std_logic_vector</code>	in	Byte-wise mask for partial write operations. Fully supported by <code>as_regmgr</code> .

Table 5.8.: Overview of the signals comprising the ports connected to the AXI Slave manager of the *ASTERICS* slave register manager.

Integration details:

The software address is only as wide as the addressing of the hardware modules requires. Therefore the required bits have to be extracted from the address provided by the AXI Slave manager. The address will also have to be multiplexed from the read and write addresses.

The `sw_data_out` signal will also have to be multiplexed towards software (the AXI Slave manager).

Static HDL code has been developed and is used by Automatics to accomplish these tasks, shown in listing 5.1. Note that the constants have to be assigned values chosen for the system that the code is used in.

```

1 | -- Register interface constants and signals:
2 | -- Register address width in as_regmgr

```

```

3  constant c_slave_reg_addr_width : integer := 6;
4  -- Module addressing width: ceil(log2(module count))
5  constant c_module_addr_width: integer := 2;
6  -- Register addressing width: ceil(log2(register count per module))
7  constant c_reg_addr_width : integer := 4;
8  -- Number of as_regmgrs
9  constant c_reg_if_count : integer := 4;
10 -- Which module / as_regmgr is addressed?
11 signal read_module_addr : integer;
12 -- Current address for as_regmgrs
13 signal sw_address : std_logic_vector
14     (c_slave_reg_addr_width - 1 downto 0);
15 -- Collect the sw_data_out signals of all as_regmgrs
16 signal mod_read_data_arr : slv_reg_data(0 to c_reg_if_count - 1);
17
18 begin
19
20 -- Extract the module address from the AXI read address
21 read_module_addr <= to_integer(unsigned(
22     axi_slv_reg_read_address(c_slave_reg_addr_width + 1
23         downto c_reg_addr_width + 2)));
24
25 -- Connect the read data out port
26 --   of the register manager of the addressed module
27 read_data_mux : process(mod_read_data_arr, read_module_addr, reset_n)
28 begin
29     if reset_n = '0' then
30         axi_slv_reg_read_data <= (others => '0');
31     else
32         if read_module_addr < c_reg_if_count
33             and read_module_addr >= 0 then
34             axi_slv_reg_read_data <=
35                 mod_read_data_arr(read_module_addr);
36         else
37             axi_slv_reg_read_data <= (others => '0');
38         end if;
39     end if;
40 end process;
41
42 -- Select between read and write address of the AXI interface
43 --   depending on the read/write enable bits
44 -- The register managers can only handle a single
45 --   read/write per clock cycle
46 -- Write requests have priority
47 sw_addr_mux:
48 process(axi_slv_reg_write_address, axi_slv_reg_read_address,
49     axi_slv_reg_write_enable, axi_slv_reg_read_enable)
50 begin
51     sw_address <= (others => '0');
52     -- Disregarding lowest two bits
53     --   to account for byte addressing on 32 bit registers
54     if axi_slv_reg_write_enable = '1' then
55         sw_address <= axi_slv_reg_write_address
56             (c_slave_reg_addr_width + 1 downto 2);
57     elsif axi_slv_reg_read_enable = '1' then
58         sw_address <= axi_slv_reg_read_address
59             (c_slave_reg_addr_width + 1 downto 2);

```

```

60     else
61         sw_address <= (others => '0');
62     end if;
63 end process;

```

Listing 5.1: Static code used to manage multiple `as_regmgr` modules

The register managers have five Generics, configuring data widths and which address they should listen for, listed in table 5.9.

Name	Data Type	Default Value	Description
REG_ADDR_WIDTH	integer	12	The register address width: $\text{ceil}(\log_2(\text{number of register managers})) + \text{ceil}(\log_2(\text{number of registers per module}))$.
REG_DATA_WIDTH	integer	32	The register data width. Usually 32 bit.
MODULE_ADDR_WIDTH	integer	6	Number of bits used to address <code>as_regmgr</code> in this system.
REG_COUNT	integer	32	The number of registers for this <code>as_regmgr</code> .
MODULE_BASEADDR	integer	None	The address for this <code>as_regmgr</code> .

Table 5.9.: Overview of Generics of the *ASTERICS* slave register manager.

5.2. Common Per-Module Signals

by Gundolf Kiefer

5.2.1. Signal Overview

Table 5.10 shows the common signals that should be present in every *ASTERICS* module. Optional signals are marked with an asterisk (*). The column "Default" denotes the value that should be assumed for outer modules if the respective signal is absent.

All *ASTERICS* chains are synchronous designs the one common clock signal `CLK` with all flipflops being triggered with the raising edge of `CLK`. Unless noted otherwise, all other signals are active-high.

Signal	Direction	Default	Description
RESET (*)	in	0	<p>Reset the module.</p> <p>This signal may only be omitted if the module is purely combinational. If set for 1 clock cycle, the module must reset itself.</p>
READY (*)	out	1	<p>Module is ready to operate.</p> <p>This is the response signal to RESET. If the reset process requires more than 1 clock cycle, the module may keep the READY signal low until the module is ready for normal operation. Once set (1), the module is not allowed to unset the signal unless a reset request was received. The READY signal may be omitted if the module is purely combinational or if the reset process is guaranteed to complete within one clock cycle.</p>
SYNC_ERROR (*)	out	0	<p>A Synchronization error occurred.</p> <p>If the module encounters an error related to a potential loss of data or synchronization information, the module must raise this signal. At the same time, the module must go into a fail-safe state in which it does not generate any out potentially unexpected for subsequent modules. The SYNC_ERROR output set to 1 and the fail-safe behaviour must persist until the RESET input is set.</p>
FLUSH (*)	in	1	<p>Write out all internal buffers.</p> <p>All modules with internal buffers that do not flush automatically must implement this signal. If set, the module processes all internally buffered data, regardless whether new input data is arriving. If the signal is unset again while there is still data buffered, the module should, but is not required to stop processing.</p>

Table 5.10.: Per-Module Signals ((*) = optional)

5.2.2. Module Reset and Error Handling

The signals `RESET`, `READY`, and `SYNC_ERROR` should all be made accessible to software (i. e. as I/O register bits and as part of the module driver).

On chain level, it is recommended to introduce global signals with the same names and make them accessible via I/O register bits. The global `READY` bit should be a logical "and" of all module-level `READY` signals. The global `SYNC_ERROR` bit should be a logical "or" of all module-level `SYNC_ERROR` signals.

The provision of a global `RESET` signal is particularly helpful to avoid potential errors due to an incorrect reset order if the modules are reset individually by software. If a global reset mechanism is missing, the software must reset the modules in a correct topological (half-)order, starting at the input modules and proceeding towards the output modules. Otherwise, a module that has just been reset may receive input data from a not-yet reset module and get into an unwanted state or produce undesired output.

5.2.3. Module Flushing

Modules may contain internal data buffers. For example, memory writer modules collect a number of data words in order to write them out efficiently using burst transfers. 2D Window Pipelines must buffer multiple lines of image data for their operation. If a frame-oriented processing chain is operated in a single-shot mode with potentially long periods of time without new incoming frame data, it can thus happen that data of a previous frame resides inside such buffers without being processed further. In consequence, follow-up (software) modules waiting for the completion of a frame cannot proceed. In the worst case, this results in a deadlock: The application software is waiting for the *ASTERICS* chain to deliver the last results of the current frame and would trigger a new frame afterwards. The *ASTERICS* chain, on the other hand, is inactive since now new data is coming in. This, however, does not happen, because the software is waiting.

The main purpose of the `FLUSH` signal is to circumvent such deadlock conditions. If set, the module is requested to completely process all of its internal data. In particular, if a unit of data (e.g. a frame) has been received completely at the input side, all output data of that frame must be emitted at its output side.

The `FLUSH` signal should be made available both to hardware (i. e. as an input signal) and to software (i. e. as a bit inside a slave register). In a typical use case, it is controlled by software.

5.3. The *ASTERICS* Streaming Interface (`as_stream`)

by Gundolf Kiefer

5.3.1. Signal Overview

An `as_stream` bus is used to transport mostly image, but also other types of data from one *source* module to one or multiple *sink* modules. The bus consists of an arbitrary number of data bits and a set of control signals.

The `as_stream` bus signals are listed in Table 5.11. Signals denoted with a right arrow (\rightarrow) in column "Direction" are outputs for the source module and inputs for the sink

module(s). Accordingly, signals denoted with a left arrow (\leftarrow) are directed from the sink module to the source module. Presently, only the **STALL** signal is directed backwards (from sink to source). If an **as_stream** bus connects to multiple sinks, an OR gate must be inserted to combine all their **STALL** outputs to feed the **STALL** input of the source module.

Optional signals are marked with an asterisk (*). The column "Default" denotes the value that should be connected to the input signal of a module if the respective output is missing on the peer side.

Signal	Direction	Default	Description
DATA < n >	\rightarrow		User data. The width n and the data type are application-dependent, can be chosen arbitrarily with $n \geq 1$ and are not defined by the as_stream specification.
STROBE	\rightarrow		A new valid data item is present at the DATA bus.
DATA_ERROR (*)	\rightarrow		The present data item is invalid/unknown.
STALL (*)	\leftarrow	0	Request to pause sending data. This signal allows the sink module to put back pressure on its predecessor module if it is not able to process its incoming data in time. See Section 5.3.4 for detailed explanations on the mechanism.
VSYNC (*)	\rightarrow	—	Vertical (image) synchronization. This signal is optional. However, if it is present on the sink side, it must also be provided by the source. A clock cycle during which this signal is set marks the beginning (first pixel) of a new 2D image. Note: Some modules may operate incorrectly if this signal is set while STROBE =0.

Signal	Direction	Default	Description
VCOMPLETE (*)	→	=VSYNC	<p>Image transfer completed.</p> <p>The signal indicates that an image has just been transferred completely and serves as a hint for subsequent modules. It should ideally be set during the clock cycle immediately following the cycle during which the last data item has been transferred.</p>
HSYNC (*)	→	–	<p>Horizontal (line) synchronization.</p> <p>This signal is optional. However, if it is present on the sink side, it must also be provided by the source. A clock cycle during which this signal is set marks the beginning (first pixel) of a new line.</p> <p>Note: Some modules may operate incorrectly if this signal is set while STROBE=0.</p>
HCOMPLETE (*)	→	=HSYNC	<p>Line transfer completed.</p> <p>The signal indicates that an image has just been transferred completely and serves as a hint for subsequent modules. It should ideally be set during the clock cycle immediately following the cycle during which the last data item has been transferred.</p>

Table 5.11.: Signals of an `as_stream` bus ((*) = optional)

5.3.2. General Design Rules

5.3.2.1. Registered outputs

All output signals of an `as_stream` port have to be driven immediately by (a) a flipflop, or (b) an input signal, if there is absolutely no logic between this input and the output (not even a single gate!). Case (b) is particularly useful for the `STALL` signal to avoid long stall latencies requiring in potentially area-consuming buffers. In all other cases, it is safe and good to just always insert flipflops at the outputs.

5.3.3. Error handling

The `DATA_ERROR` signal indicates whether the value of a dedicated data item is incorrect or unreliable. Ideally, this information should be propagated through the whole chain up to the output, so that the application can read which parts of the data are correct and which are not.

In some cases, the `DATA_ERROR` information cannot be propagated up to the end. Examples are:

- The chain may end with an `as_memwriter` module, and the output data format has no fields to indicate the validity of individual pixels / data units.
- There are modules in the chain that do not support the `DATA_ERROR` signal.

In such cases, it is recommended to add a global status register bit `GLOB.DATA_ERROR`, which is set to one if the last element of a chain propagating the data error information raises its `DATA_ERROR` output and must be reset by software. This way, the application software can at least determine if some data units may be reliable between two polls of this status bit.

5.3.4. Stall Mechanism

The `STALL` signal enables modules which cannot guarantee to process a new input data word in each clock cycle to send a break signal towards their predecessor modules and slow them down just enough to let the whole chain operate correctly and at optimum speed.

Unlike all other signals, which are all directed forward and together allow build well-formed, very long pipelines without encountering serious physical problems, the `STALL` signal is directed backwards. To avoid over-long signal paths, it may need to be buffered and may thus require a certain (system- or chain-dependent) number of clock cycles until it is handed over from the overloaded module to the first, data-generating module of a complex chain. This must be taken into account by the chain designer, and buffer registers or FIFOs must be inserted into the chain to avoid data loss due to data latencies.

To help the chain designer in this task and to allow an automatic insertion of such buffers in the future, the following rules apply:

1. `STROBE` has precedence over `STALL`. A `STROBE` signal set to 1 strictly and unequivocally defines that there the `DATA` signal carries a new data item *now*, which will never be repeated. The sink module must take the data or raise a `SYNC_ERROR` condition, even if it has already set its `STALL` signal. In other words, `STALL` can be seen as a request or a hint, which may or may not be followed. Any module that cannot take over a new data item each clock cycle must be designed to deal with such a situation and do a correct `SYNC_ERROR` error handling.
2. An `as_stream` *source* port can be *stall-absorbing* or not. Whether or not a port is *stall-absorbing* should be indicated by the presence of the optional `STALL` signal, which should only be present for *stall-absorbing* modules. Exceptions must clearly be identified in the module documentation.

-
3. An `as_stream` *sink* port can be *stall-generating* or not. Whether or not a port is *stall-generating* should be indicated by the presence of the optional `STALL` signal, which should only be present for *stall-generating* modules. Exceptions must clearly be identified in the module documentation.
 4. Certain filter modules which do not need to generate stalls themselves and cannot buffer much data internally may still implement the `STALL` port signals and simply propagate the `STALL` signal from their outgoing to their incoming `as_stream` port. Such modules are referred to as *stall-propagating* modules. Towards their successor, they act as a *stall-absorber*. Towards their predecessor, they act as a *stall-generator*.
 5. Any sink port must accept the last data unit during the clock cycle in which the `STALL` signal is raised without errors.
 6. A source port which is declared to be *stall absorbing* must not set its `STROBE` signal one clock cycle after which `STALL` has been raised.

In order to fulfil the condition 5, modules which forward their `STALL` signal from an output to an input must do this within the same clock cycle, i. e. by pure combinational logic without and flipflops. This may lead to overlong combinational paths during synthesis. Timing issues can be overcome by inserting dedicated `as_stall_buffer` modules into overlong paths, which insert a flipflop into the `STALL` line and a buffering register for all other lines.

5.4. The *ASTERICS* 2D Window Filter Interface (`as_window`)

by Philip Manke

5.4.1. Signal Overview

The `as_window` interface is used for modules requiring access to multiple pixels from the image stream. This is the case with filter modules, such as blurring, sharpening and edge detection filters and for operations such as non-maximum-suppression. This interface provides the module with a rectangular window of pixels from the image stream, within the architecture of the 2D Window Pipeline, which is based on [2].

The `as_window` interface signals are listed in Table 5.12. Signals denoted with a right arrow (\rightarrow) in column "Direction" are outputs of the filter module. Accordingly, signals denoted with a left arrow (\leftarrow) are inputs for the filter module. Optional signals are marked with an asterisk (*).

Signal	Direction	Data type	Description
WINDOW_IN< <i>x</i> >< <i>y</i> >< <i>b</i> >	→	<code>t_generic_window</code>	<p>Data from 2D-sliding window buffer.</p> <p>The data type <code>t_generic_window</code> must be used for this interface and is defined in the asterics VHDL library in the package <code>generic_filter</code>. The dimensions <i>x</i> and <i>y</i> describe the window width and height in pixels and <i>b</i> describes the bit-width of the pixels. A filter module may have more than one <code>window_in</code> port, though they must both be differentiated using suffixes and/or prefixes.</p>
STROBE_IN	→	<code>std_logic</code>	<p>A new valid data item is present at the WINDOW_IN port.</p> <p>If no STROBE_OUT port is present, it is assumed that this signal is also valid for the DATA_out port.</p>
DATA_OUT< <i>b</i> > (*)	←	<code>std_logic_vector</code>	<p>Data output of the filter module.</p> <p>This port provides the processing results from the filter module to other modules or back into the 2D-sliding window buffer. The bit width <i>b</i> of the port may vary from module to module.</p>
STROBE_OUT (*)	←	<code>std_logic</code>	<p>A new valid data item is present at the DATA_OUT port.</p>

Table 5.12.: Signals of a 2D window filter interface

6. Tools

6.1. Automatics - The Chain Generator

by Philip Manke

This chapter introduces and describes the functionality of Automatics, the *ASTERICS* processing chain generator.

Automatics uses a short, user-edited Python script to generate, several possible output products, including hardware source files, software source files, a functional IP-Core (currently only in the Vivado-format) and a SVG graph.

Section 6.1.1 gives a brief overview of the functionality of Automatics and section 6.1.2 briefly explains the module browsers available with Automatics which we recommend to use while developing *ASTERICS* chains. Sections 6.1.3, 6.1.7, 6.1.2, 6.1.5 and partly 6.1.8, provide more details for a deeper understanding of Automatics. Information about developing 2D Window Pipeline systems using Automatics is provided in section 6.1.4. The steps required to add and use your own hardware modules with Automatics are described in section 6.1.7. Section 6.1.6 provides additional information about the internal structure of Automatics and more advanced configuration methods, which may be of interest when developing complex *ASTERICS* chains, when investigating errors reported by Automatics and especially when developing Automatics itself.

6.1.1. User Guide

This section gives a summarized explanation of how to generate an *ASTERICS* system using Automatics.

Prerequisites:

- Python 3.5 or a higher version
- An *ASTERICS* installation (clone or snapshot of the Git repository)
- (mostly optional) Basic knowledge of VHDL syntax
- (optional) GraphViz tool (≥ 2.38) and python module `graphviz` (≥ 0.8) for visualization
- (optional) A synthesis tool for your type of FPGA
- (optional) A hardware target - we suggest the ZyboBoard with an OmniiVision OV7670 camera module

This guide will walk through the generation of a demo system as included with *ASTERICS*. All necessary steps are explained, with a focus on steps involving Automatics.

1: Setup the work environment

1. Locate your ASTERICS installation and move there using the command line.

```
> cd <path to asterics>
```

2. If Vivado is installed on the system and you want to use it for this guide, source the Vivado settings file at this time. In the Xilinx installation directory, it should be located under "Xilinx/Vivado/<version>/settings64.sh". ASTERICS requires the environment variable XILINX_VIVADO to be set to start Vivado automatically.

```
> source <installation path>/Xilinx/Vivado/<version>/settings64.sh
```

3. Source or run the script "settings.sh" in the root of the ASTERICS installation.

```
> source settings.sh
```

4. Navigate to the folder "<asterics>/systems/" and copy the folder "as_refdesign_zynq" to the location where you want to generate the system.

```
> cd systems
> cp -a as_refdesign_zynq <target path>
```

2: Modify the chain description (optional)

Move into the directory `as_refdesign_zynq/asterics/image_differencing/`. In this folder the chain description script, `asterics-gen.py`, is located, containing the method calls in Python syntax that describe the makeup of the *ASTERICS* chain / system.

An *ASTERICS* chain is comprised of modules that execute specific image processing and general data management tasks. Modules are added to the chain using the `chain.add_module()` method. This method takes two parameters: `chain.add_module(<module name>, <custom name>)`. The `<module name>` is identical to the name of the VHDL entity of the module's toplevel VHDL file. The optional `<custom name>` parameter can be anything, as long as there are no duplicates in a system. This name is used to associate signal, port and address names to the module. To find out which modules are available, the interactive Automatics environment or GUI can be used by calling `as-module-browser-cli` or `as-module-browser` on the console, after sourcing the *ASTERICS* settings file. Alternatively the `modules` folder of the *ASTERICS* installation can be manually browsed, as the names of the contained folders are usually identical to the VHDL entities (there are exceptions and folders containing more than one module).

The `add_module()` method returns a reference to the newly created module object, which should be assign to a new variable. With this object, a `connect()` method can be used to connect two modules to each other. Several objects within Automatics provide `connect()` methods:

- Module objects: `<source module>.connect(<target>)`
Example: `camera.connect(collect)`
- Interface objects: `<source>.connect(<target>)`
Example: `splitter.get("1").connect(invert)`
- Port objects: `<source>.connect(<target>)`
Example: `camera.get_port("vcomplete_out").connect(collect)`

- The chain object: `chain.connect(<source>, <target>)`

Example: `chain.connect(camera, collect)`

The target used in a `connect()` method does not need to be of the same "type" as the source. Note: Before using an object as a target in a `connect()` method, it must have been created and added to the chain using the `chain.add_module()` method.

Using the `module.get(<name>, <direction>)` method or the more specific `module.get_interface(<interface name>)` and `module.get_port(<port name>)` methods, `connect()` methods can be used to connect individual ports and interfaces. Additionally, the module objects returned by the `chain.add_module()` method can be used to configure many aspects of the modules and how they are integrated into the *ASTERICS* system. For a reference of the available methods, refer to section 6.1.8.

Here are two examples for system definition functions:

Example 1 (Listing 6.1): A simple processing chain, reading an image from an Omni-vision camera in grayscale, inverting all pixels and writing the result into memory. This system uses just four hardware modules.

```

1
2 # as_invert demo system:
3 # (HW ->) camera -> invert -> collect -> writer (-> RAM)
4
5 # ----- Module instantiations -----
6 camera = chain.add_module("as_sensor_ov7670", "camera0")
7 invert = chain.add_module("as_invert")
8 collect = chain.add_module("as_collect")
9 writer = chain.add_module("as_memwriter", "writer")
10
11 # ----- Module configurations -----
12 camera.add_iic_master("XILINX_PL_IIC")
13 writer.set_generic_value("MEMORY_DATA_WIDTH", 32)
14 writer.set_generic_value("DIN_WIDTH", 32)
15
16 # ----- Module connections -----
17 camera.connect(invert)
18 invert.connect(collect)
19 collect.connect(writer)

```

Listing 6.1: Definition of a simple invert system

Example 2 (Listing 6.2): A processing chain with multiple branches calculating the differences in pixel values of two subsequent video frames. This is the description for the reference design used in this guide (`as_refdesign_zybo`).

```

1
2 # Difference demo system:
3 # (HW ->) camera -> splitter --[0]> ...
4 #                               \-----[1]> ...
5 # (RAM ->) reader -> disperse -[2]> ...
6 #
7 # -[0]-> collect0 -> writer0 (-> RAM)
8 # -[1]-> sync => pixel_diff -> collect1 -> writer (-> RAM)
9 # -[2]--->/
10
11

```



```

12 # ----- Module instantiations -----
13 # Camera
14 camera = chain.add_module("as_sensor_ov7670", "camera")
15 camera.add_iic_master("XILINX_PL_IIC")
16 # Splitter
17 splitter = chain.add_module("as_stream_splitter")
18 # Reader
19 reader = chain.add_module("as_memreader")
20 # Disperse
21 disperse = chain.add_module("as_disperse")
22 # Stream Sync
23 sync = chain.add_module("as_stream_sync")
24 sync.set_generic_value("BUFF_DEPTH", 1024)
25 # Pixel Diff
26 diff = chain.add_module("as_pixel_diff")
27 # Collect modules
28 collect0 = chain.add_module("as_collect", "collect0")
29 collect1 = chain.add_module("as_collect", "collect1")
30 # Writer 0
31 writer0 = chain.add_module("as_memwriter", "writer0")
32 writer0.set_generic("MEMORY_DATA_WIDTH", 32)
33 writer0.set_generic("DIN_WIDTH", 32)
34 # Writer 1
35 writer1 = chain.add_module("as_memwriter", "writer1")
36 writer1.set_generic("MEMORY_DATA_WIDTH", 32)
37 writer1.set_generic("DIN_WIDTH", 32)
38
39 # ----- Module connections -----
40 chain.connect(camera, splitter)
41
42 # original image path:
43 chain.connect(splitter.get("0"), collect0)
44 chain.connect(collect0, writer0)
45
46 # previous image read path:
47 chain.connect(reader, disperse)
48
49 # sync image pixels, diff and write back the result:
50 chain.connect(disperse, sync.get("0", "in"))
51 chain.connect(splitter.get("1"), sync.get("1", "in"))
52 chain.connect(sync, diff)
53 chain.connect(diff, collect1)
54 chain.connect(collect1, writer1)

```

Listing 6.2: Definition of a system calculating pixel value differences over time

Below, a brief list of the most important commands for use in the chain description script is included, for quick reference. A full list of commands provided for use in the chain description script is available in section 6.1.8.

- `chain.add_module(<entity name>, <custom name>):` Add the module with `<entity name>` to the system and optionally name it `<custom name>`. This method returns the added module as an object which should be assigned to a variable, for example: `inverter = chain.add_module("as_invert", "myinverter")`

-
- `module0.connect(module1)`: Create connections between any compatible interfaces and ports from `module0` to `module1`. The `connect()` method can be used from any module, interface and port to any module interface and port, for example:

```
module0.get_port("data").connect(module1)
module0.get_interface("0").connect(module1.get_interface("in"))
module0.connect(module1.get("image"))
```
 - `module.make_port_external(<port name>)`: Automatics will pull this port to toplevel, so it faces the outside of the generated hardware
 - `module.make_interface_external(<interface name>)`: Same functionality as `make_port_external` but for an entire interface.
 - `module.set_port_fixed_value(<port name>, <value>)`: Set this port to the specified value. Note: Automatics directly writes the parameter `<value>` into VHDL code, so its value must not violate VHDL syntax.
 - `module.set_generic_value(<generic name>, <value>)`: Same as the above command, but for VHDL Generics instead of ports. Generics are used to configure the functionality and properties of hardware modules.
 - `module.make_generic_external(<generic name>)`: Automatics will propagate the generic to the toplevel - the interface of the generated hardware / IP-Core. This allows to adjust the value of the generic using the synthesis tool.
 - `module.get_interface(<interface name>, <direction>)`: Return the interface with the name `<interface name>` of module. Use in conjunction with a `connect()` method to connect specific interfaces.
 - `module.get_port(<port name>)`: Return the port `<port name>` of module. Use in conjunction with a `connect()` method to connect specific ports.
 - `module.get(<name>, <direction>)`: Return the interface or port `<name>` of module. This convenience method first calls `get_interface()` and, if no interface `<name>` was found, then calls `get_port()`. Note that the parameter `<direction>` only applies to interfaces. This method may be used as a shorthand for either of the more explicit methods.

You may edit the system described in `asterics-gen.py`, note however, that the supplied software in the file `asterics-demo.c` might not be compatible with any changes to the systems hardware. We suggest to first generate the system without having made changes to verify that the generator works as expected on your system. Afterwards a copy of the script and software - or the entire project - may be used as a basis for your own ideas.

3: Generate the system

In the root of the demo system `as_refdesign_zynq` a Makefile is provided. The Makefile can automatically generate the entire system, implement it using Vivado, compile the software and flash it to hardware. If you have a ZyboBoard and OV7670 camera, you can obtain a functional system by connecting the board to you computer and calling

```
> make
```

on the commandline, provided your Vivado installation already includes the board files for the ZyboBoard.

Optionally, with Vivado installed the bitfile can be generated and the software compiled by running

```
> make asterics_vivado_cores && make build_system
```

on the commandline. The output will be generated to the folders **hardware**, **vivado_cores** and **software**.

The system generator can also be run alone by executing the **asterics-gen.py** script using Python 3. In the commandline run:

```
> python3 asterics/image_differencing/asterics-gen.py vivado vivado_cores
```

or using the Makefile:

```
> make asterics_vivado_cores
```

This will generate the ASTERICS IP-Core to **vivado_cores**.

If Vivado is not installed, the IP-Core packaging step can be skipped to just obtain the source files, both hardware and software for the ASTERICS system by running:

```
> python3 asterics/image_differencing/asterics-gen.py core asterics_core
```

or using the Makefile:

```
> make asterics_core
```

The output will be generated to **asterics_core**.

For all generator targets of this demo system, a SVG graph of the internal processing chain will be generated to the root folder of the system with the name **asterics_system_graph.svg**. In the Automatics script, this is achieved by the following command:

```
1 chain.write_system_graph()
```

For more information on this demo system, refer to section 9.1.

For future systems, consider copying the script **asterics-gen.py** or the more generic script in `<asterics>/tools/as-automatics/user_script.py` to use as a template.

6.1.2. *ASTERICS* Module Browser

6.1.2.1. Command Line Interface

The command line interface (CLI) of Automatics provides a basic *ASTERICS* module browser. It allows to list available *ASTERICS* modules, import new module repositories and list details of modules.

To start the CLI module browser the *ASTERICS* settings file has to be sourced first on the command line:

```
> source <asterics installation path>/settings.sh
```

Then it can be started using:

```
> as-module-browser-cli
```

Now Automatics is loaded and the modules present in the *ASTERICS* installation path are automatically imported. The functions available for exploring the modules and adding new repositories can be listed with the command `as_help()`. Further details about the functions can be shown using `<function name>?`. For example: `module_detail?`

Prerequisites:

- An *ASTERICS* installation
- Python (version ≥ 3.5)
- Python package `ipython` (version ≥ 2.4)

6.1.2.2. Graphical User Interface

The graphical user interface (GUI) for the *ASTERICS* module browser provides a more convenient way to see available modules and to get a quick overview of their interfaces and configuration options. It provides mostly the same functionality as the command line interface in GUI form.

As the GUI is still in very early stages of development and currently basic in functionality, a user guide does not yet exist.

To start the GUI module browser, just as with the CLI module browser, the *ASTERICS* settings file has to be sourced first, using the command line:

```
> source <asterics installation path>/settings.sh
```

Then the GUI can be started using:

```
> as-module-browser
```

Prerequisites:

- An *ASTERICS* installation
- Python (version ≥ 3.5)
- QT5 (version ≥ 5.5)
- The PyQt5 GUI library: `pyqt5` (version ≥ 5.14)

6.1.3. Default Behaviour

This section briefly explains the default behaviour of Automatics when handling Generics, Interfaces and Ports of the modules you add to a new *ASTERICS* system.

Generics that are left unconfigured will use the default value which is usually present in the VHDL code. If no default value is available, it will be left blank, causing an error during synthesis. Therefore you should check which default values are set for each generic, using the `module_detail()` function in the interactive mode, the GUI or directly in the VHDL source code, described in section 6.1.2. Alternatively, `module.make_generic_external()` can be used to enable editing of the Generic value using the synthesis tool or set a fixed value using `module.set_generic_value()`

Ports that are left unconnected will be handled individually. After all connection methods from the user script are handled and all standard ports, such as `clk` and `reset`, are connected, the modules are scanned for unconnected ports. For each port, their ruleset is scanned for applicable conditions, at this point, the `"sink_missing"` condition usually applies for unconnected ports and the associated action is executed. With the default ruleset in place, this means an info message is printed to the console and the port is left unconnected. During the code generation process, ports that are still without a connection target are set to their *neutral value*. For data outputs that means `open`, no connection. For data inputs that means `'0'` or `(others => '0')` if it's a vector data type. If no info messages about unconnected ports are reported by Automatics, the loglevel for the console may have to be set to at least "INFO" using the `asterics.set_loglevel()` method. The messages may also be found in the log file `automatics.log`.

Unconnected *Interfaces* are handled much the same as unconnected ports. Their associated ports are added to the list of unconnected ports and are handled in the same step as unconnected ports which are not part of interfaces. Some Interfaces may still be automatically connected if a matching interface template exists within Automatics (see the file `as_automatics_templates.py`) and the template calls for the interface to be connected externally. This is indicated by the boolean attribute `interface.to_external`, which can be set using the method `interface.make_external()`.

6.1.4. 2D Window Pipeline Generator Extension

Automatics supports the generation of 2D Window Pipelines. A 2D Window Pipeline is an architecture for efficient implementations of systems that make use of multiple filter operations, such as blurring, sharpening and edge detection filters. In general, any module that requires image information from multiple locations, especially across multiple image rows, can be used in a 2D Window Pipeline.

In Automatics, these modules are called *Window Modules* or *Filter Modules*. They are represented by `AsWindowModule` Python objects. Window modules do not necessarily have a pixel window input, called a *Window Interface* or, when referring to the specific port of the module, the *Window Port*.

The generation of 2D Window Pipelines is enabled through the `As2DWindowPipeline` Python class, managing a single pipeline instance. An *ASTERICS* system may have multiple 2D Window Pipelines, each represented by a separate instance of the `As2DWindowPipeline` class.

Before a pipeline instance or object can be created, first a `chain` object has to be created using the usual `chain = asterics.new_chain()` method call. To start the description of a pipeline, the method `asterics.new_2d_window_pipeline()` is used to create a pipeline object. The method call has to be provided with the required parameters. We recommend using the name `pipe` for the pipeline object, however, you will have to use different variable names for systems with multiple pipelines. A complete command to create a new pipeline may look like this:

```
1 pipe = asterics.new_2d_window_pipeline(image_width=1280, name="pipe1")
```

Each new pipeline is initialized with a default configuration: A flush managing module is automatically added to the pipeline, accessible using `pipe.flush_module`. This module manages the internal `strobe` signal used by all modules of the pipeline by default and the outgoing `strobe` signals for any `as_stream` interfaces of the pipeline, deactivating them

while the pipeline fills with data and forcing them active during the flush process. It also manages the insertion of new data into the pipeline, inserting generated data during the flush process. Further, two management registers are included by default: A control register at index 0, by default providing a reset control bit at bit index 0 and a start flush control bit at bit index 1. A status register at index 1, by default only providing a status bit at bit index 0 providing the "ready"-status of the pipeline. The functions that these bits enable are accessible through the common window pipeline driver that is included by default. The pipeline can be reset and flushed and its ready state can be checked using the driver.

The pipeline object is special as it can both be treated as normal *ASTERICS* module within the processing chain as well as an object that manages further *ASTERICS* modules. The `pipe` object can be used in a very similar fashion to the `chain` object to add and manage modules to the pipeline. Note that only the special *Window Modules* can be added to and used within a pipeline. For information on how to create a custom window module, refer to section 6.1.7.1. The method `pipe.add_module()`, just as the same method of the `chain` object, returns the module object, so you can configure it further, for example:

```
1 gauss = pipe.add_module("as_2d_conv_filter_internal", "gauss_0")
```

A window module is for the most part a regular *ASTERICS* module and can be treated as such. For example, all configuration methods that work for regular modules also work for window modules, for example:

```
1 module.set_generic_value(<generic name>, <value>)
2 module.set_port_fixed_value(<port name>, <value>)
```

Similarly, most methods for describing module connections also work within the pipeline for window modules. Window module connections, just as for regular modules, are based on connecting individual ports of modules using glue signals. They may be connected to ports of other modules within or outside of the pipeline or left unconnected. For example:

```
1 module0.connect(module1)
2 module.make_port_external(<port name>)
```

For window modules with a window interface and for connections into or out of the pipeline, only a subset of the possible ways of describing connections should be used. Broad connection methods, such as `module0.connect(module1)`, may result in undesired or too few connections in some cases and generally describe module connections relying on conventions of interfaces. No such conventions have currently been integrated for the window interface `as_window`. Below the recommended connection methods are listed accompanied by the connection situations requiring special care:

- `module0.connect(module1)`
 - Connections from outside (`module0`) into the pipeline (`module1`). Only between `as_stream` interfaces or from an `as_stream` to a module with a single window port.
 - Connections within the pipeline between modules without window interfaces
- `module0.get(<port name>).connect(module1)`
 Connections from inside the pipeline (`module0`) to the outside (`module1`) An `as_stream` interface will be created using the port specified of `module0` as the data signal to connect to `module1`.

- `module0.get(<interface name>).connect(module1)`
Connections from inside the pipeline (`module0`) to the outside (`module1`). Compared to specifying a port, this method is only possible if the `as_window` interface of `module0` has both a `strobe_out` and `data_out` or an `as_stream` interface.
- `module0.get(<port name>).connect(module1.get(<port name>))`
 - Connections from a data source port to a window port of a window module. Only when specifying a module to module connection on the port-level the necessary buffers to build the pixel window will be created. The only exception to this rule when specifying a connection from outside the pipeline into it.
 - Connections from outside the pipeline (`module0`) into it (`module1`). Using this method, buffers to synchronize the incoming data signal with the other data inputs of `module1` will be created.
- `module0.get(<interface name>).connect(module1.get(<interface name>))`
Connections from within the pipeline (`module0`) to a module outside the pipeline (`module1`). This is only applicable to `as_stream` interfaces.
- `module0.connect(module1.get(<interface name>))`
Connections from outside (`module0`) into the pipeline (`module1`), specifying the window interface to connect to. Necessary for target modules with more than one window interface.
- `pipe.connect(module0.get(<port name>), module1.get(<port name>), no_delay=True)`
Connections from outside (`module0`) into the pipeline (`module1`). Specifying the additional parameter `no_delay` will cause Automatics to add no synchronization buffers. This may be desired for time-critical control signals or in similar cases.
- `pipe.connect(module0.get(<interface name>), module1, no_stall=True)`
Connections from inside the pipeline (`module0`) to the outside (`module1`). Specifying the additional parameter `no_stall` causes Automatics to not connect the `stall_out` signal of `module1` into the pipeline. This prevents the entire pipeline from stalling if `module1` sends a stall signal.
- `signal.connect(module)`
Connections from inside the pipeline (`signal`) to the outside (`module`). Generic data signals defined inside the pipeline may also be used as data sources for connections to modules outside the pipeline.

For general connections within the pipeline, not regarding window interfaces or connecting into or out of a pipeline, no special rules have to be followed.

Below an example for a pipeline description is given.

```

1 import asterics
2
3 # New processing chain
4 chain = asterics.new_chain()
5
6 # Add camera module
7 cam = chain.add_module("as_sensor_ov7670", "camera")
8 cam.add_iic_master("XILINX_PL_IIC")

```



```

9
10 # Add collect module and memory writer module
11 collect = chain.add_module("as_collect")
12 writer = chain.add_module("as_memwriter", "writer")
13
14 # Configure writer
15 writer.set_generic_value("MEMORY_DATA_WIDTH", 32)
16 writer.set_generic_value("DIN_WIDTH", 32)
17
18 # Define new pipe
19 pipe = asterics.new_2d_window_pipeline(image_width=1280)
20
21 # Add custom driver files
22 pipe.add_software_driver_file("example_pipe_driver.c")
23 pipe.add_software_driver_file("example_pipe_driver.h")
24
25 # Configure pipeline generics
26 pipe.set_generic_value("MINIMUM_BRAM_SIZE", 1024)
27
28 # Configure pipeline buffer optimization strategies
29 pipe.set_main_buffer_optimization_strategy(pipe.optimize_all_same_length)
30 pipe.set_reshape_long_buffers_optimization(active=True)
31 pipe.set_similar_length_optimization(active=True)
32
33
34 # Add and configure convolution filter for Gauss 5x5
35 fgauss = pipe.add_module("as_2d_conv_filter_internal", "fgauss")
36 fgauss.set_generic_value("KERNEL_SIZE", 5)
37 fgauss.set_generic_value("KERNEL_TYPE", "gauss")
38
39 # Add and configure convolution filter for Sobel X 3x3
40 fsobel = pipe.add_module("as_2d_conv_filter_internal", "fsobelx")
41 fsobel.set_generic_value("KERNEL_SIZE", 3)
42 fsobel.set_generic_value("KERNEL_TYPE", "sobel_x")
43 fsobel.set_generic_value("OUTPUT_SIGNED", "true")
44 fsobel.set_generic_value("DOUT_WIDTH", 8)
45
46 # Connect into the pipeline: Camera -> Gauss filter
47 cam.connect(fgauss)
48
49 # Connect: Gauss filter -> Sobel filter
50 fgauss.get_port("data_out").connect(fsobel.get("window_in"))
51
52 # Connect out of pipeline: Sobel filter -> writer
53 fsobel.get("data_out").connect(collect)
54
55 # Connect: collect module -> memory writer module
56 collect.connect(writer)
57
58 # Build system
59 chain.write_asterics_core("example_system")

```

Listing 6.3: Example definition of a small 2D Window Pipeline using Automatics

Listing 6.3 shows several of the connection methods listed above to describe a small pipeline.

In lines 1 to 16 a regular chain with a camera module, a collect and a memory writer

module is created.

In line 19 a new 2D Window Pipeline subsystem is created and assigned to the variable `pipe`.

Line 22 and 23 associate two software driver files to this pipeline. Automatics is now aware of these files and can package them into the generated system.

Line 26 configures a configuration option, a generic, of the pipeline. A blank window pipeline module is also available in all module browsers of Automatics, showing the available configuration options.

Line 29 sets the main buffer optimization strategy for the pipeline. Available optimization strategies are attributes of the pipeline object and prefixed with `optimize_`. Available options are:

- `optimize_none`: Do not optimize window buffers.
- `optimize_row_number_sensitive`: Merge all rows with the same index. Results in more readable code but does not save many hardware resources.
- `optimize_window_width_sensitive`: Merge all window buffers with the same window width (default). Saves the highest amount of registers. Slightly higher look-up table and possibly block-RAM tile usage.
- `optimize_all_same_length`: Merge all window buffers into a single buffer. Best block-RAM and look-up table resource usage reduction. Uses more registers than the window width sensitive optimization strategy. May use even more registers, if the window widths are unfavorably sized. E.g. window sizes of 3x3 and 5x5 merged with this strategy will add 4 extra registers. 3x3 and 9x9 as well as 7x7 and 9x9 both add 12 registers, while 5x5 and 9x9 add 16 registers. The number of extra registers can be calculated by: $r = (s - 1) \cdot (l - s) \cdot b$ with s as the size of the smaller window size and l as the size of the largest window in the system and b as the bit width of the smaller window. The total number of extra registers is the sum of this equation applied to all smaller window and largest window size combinations.

Line 30 configures the "reshape long buffers" buffer optimization step. Using the `active` parameter, the optimization can be turned on (`True` (default)) and off (`False`). The `minimum_length_to_reshape` parameter defines the minimum buffer length to be reshaped. With default value (-1) a value will be calculated from the pipeline's attribute `minimum_bram_size`, namely 2.5 times the attribute's value. The `maximum_width_to_reshape` parameter defines a maximum bit width of buffers to reshape. This optimization will potentially reduce the number of block-RAM tiles required and reduces look-up table resources required by the pipeline. *However* too small values of the minimum length and too large values of maximum width may have the opposite effect. Experimentation is encouraged, though the default values will return usable results. *Note*: The effects of this optimization are very system and hardware target dependent.

Line 31 configures the "similar length" buffer optimization step. Using the `active` parameter, the optimization can be turned on (`True` (default)) and off (`False`). The `max_length_difference` parameter defines the maximum length in pixels that buffers are merged. Higher numbers will result in less block-RAM tile usage but higher register usage (default: 100).

Lines 35 to 44 add two window modules, `fgauss` and `fsobel` and configure some of their generics.

In line 47 a connection from the regular chain, the camera module, is made to the `fgauss` module, into the pipeline.

Line 50 then connects the data output of the `fgauss` module, the port named `"data_out"` to the window input port named `"window_in"` of the `fsobel` module.

Line 53 creates a connection from within the pipeline, the data output port `"data_out"` of the `fsobel` module to the collect module outside of the pipeline.

Line 56 creates a final connection between the collect and memory writer modules.

Lastly, in line 59, the system is generated using the output product "asterics core".

6.1.5. Quirks of Automatics

This section describes some possibly quirky, confusing or unexpected behaviour of Automatics.

- Handling of the tilde character (`~`): Automatics can not resolve the tilde character at the moment. It will be handled as a regular character part of the path, making it potentially annoying to clean up after.
- Parsing VHDL of custom or new modules: As the VHDL analyzer is relatively limited, not all valid VHDL syntax is parsed correctly. Refer to section 6.1.7.2 for a detailed account.
- Multiple automatically managed slave register interfaces in a module: When implementing more than one slave register interface (refer to section 5.1.6 for details) in a module managed by Automatics, the interface ports must be differentiated from the other interface(-s) using *only* a suffix. Otherwise some generated signals will have identical names, causing errors later on.

6.1.6. Automatics Objects

This section explains the basic functionality of each major component / Python class in Automatics. For most classes the most important attributes and / or methods are listed. This includes attributes and / or methods that are relevant to users of Automatics - *ASTERICS* system developers. A full account of all methods available with each Python class / module are available in the Doxygen documentation and the directly in the source code.

Note: All paths you provide in any Python scripts can be either relative or absolute paths. The tilde character (`~`) is *not* interpreted as the home directory by Automatics and must not be used as such.

6.1.6.1. Python module `asterics`

The Python module `asterics.py` is used as a simple entry-point for all functionality of Automatics and is used to source all of Automatics in a single Python import statement.

All functions of the `asterics.py` wrapper module:

-
- `asterics.new_chain()`: Instantiates a new processing chain object (`AsProcessingChain`) to define a new *ASTERICS* chain.
 - `asterics.new_2d_window_pipeline(image_width, image_height, name)`: Instantiates a new 2D Window Pipeline object to define a pipeline subsystem. The parameters `image_width` and optionally `image_height` define the size of images the pipeline will be able to process. Optionally a name can be specified using `name`. *Important*: A processing chain object must have been created prior to calling this method using the method `asterics.new_chain()`.
 - `asterics.vears(folder, use_symlinks, force)`: Links or coiesy the VEARS IP-Core to `folder`. The parameter `use_symlinks` defines whether files are copied or linked using symlinks. Default is `True` = linking. The `force` parameter set to `True` allows Automatics to delete the target file or folder if it already exists. Default is `False`.
 - `asterics.add_module_repository(folder, repository_name)`: Automatics scans the contents of `folder` for *ASTERICS* modules and adds found modules to the module library optionally under the repository with the name `repository_name`.
 - `asterics.set_ipcore_name(name, description)`: Sets the name and optionally the description displayed with the generated *ASTERICS* IP-Core.
 - `asterics.define_hardware_target(partname, design_name, board)`: Sets the target FPGA part name, design name and board model name used when packaging the *ASTERICS* IP-Core. *Caution*: The internal values from the target synthesis tool must be used here, as they would be when setting up a FPGA project using the tool directly.
 - `asterics.set_loglevel(console, logfile)`: Sets the level of messages output by Automatics to the console and the log file. Available levels in ascending order of severity are: "debug", "info", "warning", "error" and "critical". Two shorthand methods are available for setting the "info" level (`asterics.verbose()`) and the "critical" level (`asterics.quiet()`).
 - `asterics.print_version(print_only_version_number)`: Prints the version number of Automatics. If the parameter `print_only_version_number` is set to `True`, only the version number will be printed.
 - `asterics.requires_version(version)`: Checks if the version of Automatics is the same as the passed `version` in string format. Useful to use in chain description scripts to make sure a compatible version of Automatics is used to execute the script. Returns `True` if the version number matches or `False` if not.
 - `asterics.requires_at_least_version(version)`: Same functionality as `asterics.requires_version()`, though all version numbers higher than the passed `version` will also match and cause the method to return `True`.
 - `asterics.add_global_interface_template(template)`: Adds a new interface template to Automatics. Used to bundle ports of modules to custom interfaces not included by default. *Note*: Must be called before `asterics.new_chain()` to also apply to modules contained in the *ASTERICS* installation path as it is analysed by default when creating a new chain.

6.1.6.2. Python Class Automatics

This is the main class that implements Automatics and controls all major processes used to generate output products. In the chain description script, Automatics is started by instantiating the `Automatics` class during the statement `import asterics`.

The class is indirectly accessed via the `AsProcessingChain` object provided by the `asterics.py` module and the `asterics.py` wrapper module itself. Thus, this class does not usually need to be used directly.

6.1.6.3. Python Class Port

Port is the most basic Python class that Automatics uses to represent an image processing system internally. As a user it is useful to know the most important attributes of the Port class and how they are used by Automatics. All attributes and methods of Port can be found in the Doxygen documentation or directly in the source code.

The Port-class is inherited by multiple other classes, namely `StandardPort`, `GenericSignal` and `GlueSignal` to model ports that can be treated in special ways and different kinds of VHDL signals.

Important attributes of Python class Port:

- **name:** This string attribute defines the Ports *abstract* name. It is not identical to the Port's name in VHDL code. For example: The port `strobe_in`, part of some interface, will have a `Port.name` attribute with the value `strobe`, without the suffix. The abstract names are defined in Interface templates, mentioned later.
- **code_name:** This string attribute represents the Port's actual name in VHDL code.
- **direction:** This string attribute describes the direction of data flow of this Port. Possible values are "in" and "out". "inout" is only supported for ports that are made external, such as for IIC or camera interfaces and for `GenericSignal` and `GlueSignal`.
- **port_type:** This string attribute contains meta information about the Port object. Valid values are: "`single`" - a normal Port of an `AsModule` object, "`external`" - the Port will be connected to the IP-Core toplevel, "`interface`" - the Port is part of an interface, "`register`" - the Port is part of a special slave register interface and "`signal`" - the Port models a VHDL signal.
- **data_type:** This string attribute contains the data type descriptor as it is defined in VHDL code and is used to determine compatibility between Ports.
- **data_width:** This tuple describes the data width for Ports with vector data types. It contains three items: A start expression, a separator (either "`to`" or "`downto`") and an end expression - e.g. `(7, "downto", 0)`. For non-vector data types it is always `(1, None, None)`.
- **ruleset:** This list of rules describes how Automatics will handle a Port object during system generation. Details are described below.
- **optional:** This boolean attribute can mark Ports as optional. Automatics will omit most warnings and errors for optional Ports.

- **parent**: This attribute stores the next higher object in the hierarchy. This is either an Interface object or an AsModule object.

Port rules:

The Port class contains a namedtuple `Rule`, that is used to store rules in Port objects. Rules are stored as `condition`, `action`.

The following is a list of Port rule conditions:

- `"single_port"`: Applies if the Port's `port_type` attribute is `"single"`
- `"external_port"`: Applies if the Port's `port_type` attribute is `"external"`
- `"type_signal"`: Applies if the Port's `port_type` attribute is `"signal"`

All other conditions are applied when two modules or interfaces are connected to each other. Automatics tries to find a matching data source port for each data sink and vice versa.

Condition	Source Port	Sink Port	Comment
<code>"both_present"</code>	Found	Found	Default for connecting Ports
<code>"source_present"</code>	Found	Don't care	Always true
<code>"sink_present"</code>	Don't care	Found	Usually the same as <code>"both_present"</code>
<code>"sink_missing"</code>	Found	Missing	Useful to define default values

Table 6.1.: Port rule conditions

The following is a list of Port rule actions that can be triggered by the conditions explained above:

Action	Description	Applicable to Condition
<code>"connect"</code>	Connect sink and source port to each other, after checking their compatibility. This includes a check of data type, data direction and name.	<code>both_present</code>
<code>"forceconnect"</code>	Connect sink and source port to each other, after a reduced number of checks. Only mandatory checks of data direction and data type are run.	<code>"both_present"</code>
<code>"make_external"</code>	Make the port available outside the IP-Core.	Any
<code>"set_value(<value>)"</code>	Set the port to the fixed value <code><value></code> , which is user editable.	<code>"sink_missing"</code>

Action	Description	Applicable to Condition
<code>"fallback_port (<port name>)"</code>	Search for port <port name> in the or interface module the port should be connected to, and connect to it, if present.	<code>"sink_missing"</code>
<code>"fallback_signal (<signal name>)"</code>	The same functionality as <code>"fallback_port"</code> , however, the signals of the module group this port's module is contained in is searched for a signal with the <signal name> given and will be connected with it, if found.	<code>"sink_missing"</code>
<code>"bundle_and"</code>	Add this port to an and-gate and make the result external. Ports with the same name with this rule set will be bundled together. Useful for example when used with <code>ready</code> or <code>error</code> ports.	Any
<code>"bundle_or"</code>	Same as <code>"bundle_and"</code> but with an or-gate.	Any
<code>"error"</code>	Stop generation of the system and cite this rule as the cause. Includes information of the port and module that caused the action.	Any
<code>"warning"</code>	Print a warning message and cite this rule as the cause. Includes information of the port and module that caused the action.	Any
<code>"note"</code>	Print an info message and cite this rule as the cause. Includes information of the port and module that caused the action.	Any

Table 6.2.: Port rule conditions

For information on how to edit the ruleset of a Port object, refer to section 6.1.8.

6.1.6.4. Python Class Interface

The Interface class is an abstraction layer above the Port class. An Interface contains a list of Ports and usually an Interface template. Using the template, Automatics identifies

interfaces by matching the Ports' abstract names, including pre- and suffixes, data type and data direction.

Custom Interface templates can also be defined to have them automatically recognized and connected by Automatics. Below is an example Interface template definition using *ASTERICS* `as_stream`:

```
1 class AsStream(Interface):
2     """Template definition for ASTERICS' 'as_stream' interface."""
3
4     def __init__(self):
5         # Interface name:
6         super().__init__("as_stream")
7         self.add_port(Port("strobe"))
8         self.add_port(Port("data", data_type="std_logic_vector",
9                             data_width=Port.DataWidth("DATA_WIDTH - 1",
10                                                         "downto", 0)))
11        self.add_port(Port("data_error", optional=True))
12        self.add_port(Port("stall", direction="out", optional=True))
13        self.add_port(Port("vsync", optional=True))
14        vcomplete = Port("vcomplete", optional=True)
15        vcomplete.add_rule("sink_missing",
16                           "fallback_port(vsync)", False)
17        self.add_port(vcomplete)
18        self.add_port(Port("hsync", optional=True))
```

Listing 6.4: Definition of the `as_stream` Interface template

Other examples for template definitions can be found in Automatics source file `as_automatics_templates.py`. To include a new Interface template globally, we suggest using a separate script file that is imported in the chain description script. To add a template to Automatics globally use the following command:

```
1 asterics.add_global_interface_template(MyInterface())
```

Note that the method must be called before a new chain is created using the `asterics.new_chain()` method, as all modules included in the *ASTERICS* installation are analysed at that time. If the custom interfaces added do not apply to any modules in the *ASTERICS* installation the interface templates must be added before any modules are with the interfaces are analysed using the method:

```
1 asterics.add_module_repository()
```

If an interface should only be added to select modules, instead use:

```
1 module.add_local_interface_template(MyInterface())
```

This command must be placed in the module specification script before the call to `module.discover_module()`. Note that the template script has to be imported in each module specification script using it. For more information on the module specification scripts, refer to section 6.1.7.

The following list includes important attributes of the Interface Python class. For a full account of all attributes and methods available for Interface, refer to the Doxygen documentation or directly to the source code.

Important attributes of Automatics class Interface:

- **name:** The interface name given by Automatics during the import of the interface's module. This name is later updated after the system is connected internally.

-
- `name_prefix`, `name_suffix`: Prefix and suffix strings that apply to all ports of the interface.
 - `unique_name`: A unique name given to every interface automatically, so they can be securely identified during the build process.
 - `type`: The interface type as defined by the template via the `super().__init__("type")` method. Identifies the interface type, e.g. `"as_stream"`
 - `direction`: The abstract direction of the Interface. The direction of interface templates is always `"in"`. The direction is only swapped if all ports have the inverse direction to that of the template.
 - `to_external`: Boolean attribute; Whether this interface will be made external to the *ASTERICS* IP-Core.
 - `instantiate_in_top`: Tuple attribute. Automatics will automatically instantiate the module specified in this attribute to the specified module group; tuple: `("module name", "module group")`. The first element is the entity name of the module to instantiate, the second the name of the module group where the module should be instantiated. If no group name is specified, the module will be instantiated in the toplevel (`asterics.vhd`). For example: This attribute is used in the `InternalMemoryInterface` template that the `as_reader_writer` modules use to connect to the AXI bus. The required AXI Master controller is automatically instantiated in toplevel.
 - `ports`: This is the list of all Port objects part of this Interface.
 - `generics`: This is the list of all Generic objects associated to the Interface's Ports
 - `template`: The Interface template that was used to automatically group this Interface. Not all Interfaces have this attribute set.
 - `parent`: The module object this Interface belongs to.

For information on how to configure interfaces of modules in the chain description script, read section 6.1.8.

6.1.6.5. Python Class Generic

The Python class `Generic` is a basic class in Automatics that represents a single VHDL generic. The following is a list of important attributes of `Generic`. A complete account of all attributes and methods of `Generic` can be found in the Doxygen documentation or directly in the source code.

Important attributes of Automatics class `Generic`:

- `name`: Abstract name of the Generic.
- `code_name`: Name as written in the VHDL code.
- `default_value`: Default value of this Generic, as read in through the VHDL code.

- `data_type`: The Generic's data type.
- `value`: The Generic's value as set by Automatics or the in the user script. Can also be a reference to another Generic object.
- `to_external`: Default behaviour if no `default_value` is available: Make the Generic adjustable through the IP-Cores toplevel VHDL file.
- `link_to`: Find a Generic on higher levels than this Generic to link to (to take on its value). For example: The user added a Generic to the toplevel that sets the system resolution. By setting `link_to` to that Generics name, Automatics will automatically set this Generic to the user Generics value.
- `value_check_function`: A Python function that runs when the Generic is assigned a new value. Generates an error if the function returns `False`. The function can be changed using the method `set_value_check(function)`.
- `parent`: The Port, Interface or AsModule object this Generic belongs to.

The value check function for Generics can only check constant values assigned in the chain description script. This function will normally validate any value. It can be exchanged by the user. We expect users to add custom value check functions in the module specification files, where useful. For example: If a Generic specifying the data width of a bus can only have values divisible by eight, the module developer may associate a value check function that tests for this to the Generic. If a user then tries to assign an invalid value to the Generic, an error message will automatically be generated. The value check function can be set using the Generic object's method:

```
1 generic.set_value_check(function)
```

The value check function will be triggered, if the Generic's value is changed using `module.set_generic()` or `module.set_generic_value(...)` methods.

6.1.6.6. Python Class SlaveRegisterInterface

The SlaveRegisterInterface class is an abstraction of the Interface class and very similar. It contains additional methods for dealing with register specific tasks.

The following is a list of the ports that an automatically managed slave register interface consists of:

- `slv_status_reg`: Data transport to software. An array of 32 bit registers.
- `slv_ctrl_reg`: Data transport to hardware. An array of 32 bit registers.
- `slv_reg_modify`: Data modify enable signals for the status registers. A `std_logic_vector` as wide as the number of registers.
- `slv_reg_config`: A port to export the register configuration. An array of two bit `std_logic_vector` constants, designating how the registers are configured.

The register interface also requires a constant to be set.

Important: The constant `slave_register_configuration` must be set in the architecture description of the module's VHDL toplevel, before any `begin` keyword. Otherwise Automatics will not be able to analyse it, which results in the register interface not being recognized.

The architecture of the register managers employed by Automatics requires, that all modules with register interfaces are assigned the same number of registers. This is increased by powers of two, as the address space grows. Therefore each module gets assigned an address space of the same size - as large as the module with the most registers. If you have a module that requires a large amount of registers, consider using multiple register interfaces, to avoid the problem of the address space getting too small. Note that multiple register interfaces only increase the amount of hardware resources required by a marginal amount.

Important: To assign multiple register interfaces to a module, duplicate all ports and the configuration constant, then differentiate them *by suffix only*. Otherwise some automatically generated signals will be assigned identical names, causing the synthesis to fail. This is a quirk of Automatics and might be fixed in a future version.

For more information about the register interface and how to integrate one into your module, refer to section 5.1.6.

6.1.6.7. Python Class AsModule

The Python class AsModule is the main class used to represent any *ASTERICS* module internally in Automatics. Using the method `chain.add_module()` in the chain description script a duplicate of the AsModule instance of the desired module is added to the chain object and a reference to the duplicate is returned. This allows direct access to the methods of AsModule to configure and connect the module later.

The following list includes important attributes of the AsModule Python class. For a full account of all attributes and methods available for Interface, refer to the Doxygen documentation or directly to the source code.

Important attributes of Automatics class AsModule:

- **name:** The custom name given to the module by the user or automatically by Automatics.
- **entity_name:** The VHDL entity name of the toplevel VHDL file for this module. Automatics uses this name to search for modules when the `add_module()` method is used.
- **module_dir:** Where the source files for this module are stored on your system.
- **files:** A list of paths for each source file that is part of this module.
- **driver_files:** A list of paths for each driver file that is associated with this module.
- **ports:** A list of ports of this module that are not part of any interface and are also not recognized as standard ports.

-
- **standard_ports:** A list of ports of this module that are recognized by Automatics as standard ports, such as `clk` or `reset`. This means that Automatics can automatically connect them in a known manner.
 - **interfaces:** A list of interfaces that are part of this module.
 - **register_ifs:** A list of slave register interfaces that are part of this module.
 - **generics:** A list of Generics that are part of this module.
 - **interface_templates:** A list of interface templates that are part of this module specifically. A second list of interface templates exists, which is accessible class-wide using `AsModule.interface_templates_cls`.
 - **dependencies:** A list of module entity names which this module is dependent upon.
 - **driver_files:** A list of paths to all software driver files designated as dependencies for this module.
 - **modlevel:** A number representing the "depth" of the module in this system's hierarchy. The toplevel VHDL module `asterics.vhd` is at a module level of zero and each subsequent layer increases the level by one. Default modules have a module level of two while modules included in 2D Window Pipelines have a module level of three as they are within the pipeline - another layer down.

6.1.6.8. Python Class `AsModuleLibrary`

The Python class `AsModuleLibrary` is a class that contains a list of module repository objects (`AsModuleRepo`), each containing a list of `AsModule` objects. The module repositories are filled with module objects when Automatics scans the *ASTERICS* installation for modules. This happens when the `chain` object is created using `asterics.new_chain()` or when adding a new repository using `asterics.add_module_repository()`. The folder structure is scanned for modules and their module specification scripts are executed (refer to section 6.1.7). Each specification is parsed into a new `AsModule` object based on just the specification script and the module's VHDL toplevel file. Each location that Automatics scans is represented by a new `AsModuleRepo` object, unless the same repository name is specified.

The `AsModuleLibrary` is only instantiated once per run of Automatics and can be queried for specific modules or list modules from specific repositories or all available modules. The library does not usually need to be used directly, instead it is called internally via calls to the processing chain object or in the interactive modes.

6.1.6.9. Python Class `AsProcessingChain`

This class represents the entire image processing chain. `AsProcessingChain` contains most methods that are responsible for connecting and managing the contained modules, their interfaces, ports and generics.

The following list includes important attributes of the `AsProcessingChain` Python class. For a full account of all attributes and methods available for `Interface`, refer to the Doxygen documentation or directly to the source code.

Important attributes of Automatics class `AsProcessingChain`:

- `library`: A reference to the `AsModuleLibrary`, storing all available *ASTERICS* modules
- `top`: A reference to the *ASTERICS* VHDL toplevel module group.
- `as_main`: A reference to the `as_main` module group where all *ASTERICS* processing modules are instantiated and connected.
- `modules`: A list of all *ASTERICS* modules part of this processing chain.
- `pipelines`: A list of all `As2DWindowPipeline` module groups of this processing chain.

The processing chain object provides an extensive interface for describing and building an *ASTERICS* IP-Core (refer to section 6.1.8).

6.1.6.10. Python Class `AsModuleGroup`

This class is an abstraction on top of the `AsModule` class and can behave as such when connecting it with other modules. However, it has the following four additional key capabilities:

- `GenericSignal` objects can be defined and connected within the module group
- The module group can define `Port` objects that become its entity interface
- A `SlaveRegisterInterface` can be created and managed using methods of `AsModuleGroup`
- It can hold and manage other `AsModule` objects that will be instantiated and connected within the module group

The `AsModuleGroup` class is not meant to be used in a chain description script on its own. This class is built to be inherited by other classes to provide basic functionalities that these classes can extend. For example, the 2D Window Pipeline extension class, `As2DWindowPipeline`, inherits `AsModuleGroup` and provides its own `add_module()`, `connect()` and `auto_connect()` methods.

The following list includes important attributes added to `AsModule` by the `AsModuleGroup` Python class. For a full account of all attributes and methods available for `Interface`, refer to the Doxygen documentation or directly to the source code.

Important attributes of Automatics class `AsModuleGroup`:

- `signals`: A list of `GenericSignal` objects of this module group.
- `constants`: A list of `Constant` objects of this module group.
- `modules`: A list of `AsModule` objects of this module group.
- `static_code`: A dictionary that holds static code that will be included when generating the VHDL file representing this module group. Divided into a `"signals"` and a `"body"` section.

-
- `dynamic_code_generators`: A list of methods that will provide dynamically generated VHDL code for this module group.
 - `register_if`: A reference to this module's register interface, if present.

6.1.6.11. Python Class `AsWindowModule`

This class is an abstraction of `AsModule`. It adds some additional rules in the form of `StandardPort` templates and additional attributes to describe window modules for use in 2D Window Pipeline subsystems.

The following list includes important attributes added to `AsModule` by the `AsWindowModule` Python class. For a full account of all attributes and methods available for Interface, refer to the Doxygen documentation or directly to the source code.

Important attributes of Automatics class `AsWindowModule`:

- `window_interfaces`: A list of window interfaces that require a buffer.
- `processing_delay`: An integer defining how many pixels have to be inserted into the module to receive the first valid result on the output, i.e. the module delay in pixels.
- `pipe`: A reference to the `As2DWindowPipeline` object that this module is a part of.

6.1.6.12. Python Class `As2DWindowPipeline`

This class inherits the `AsModuleGroup` class and implements the environment for describing 2D Window Pipeline systems using Automatics. Using its own `add_module()` method `AsWindowModule` objects can be added to the pipeline system. Window modules have the special rules preset that result in the connections required to function in the pipeline subsystem.

The following list includes important attributes added to `AsModuleGroup` by the `As2DWindowPipeline` Python class. For a full account of all attributes and methods available for Interface, refer to the Doxygen documentation or directly to the source code.

Important attributes of Automatics class `As2DWindowPipeline`:

- `columns`, `rows`: These two attributes represent the image width and height respectively, set during the initialization of the pipeline class.
- `minimum_bram_size`: A configuration attribute deciding the minimum size of a buffer that will be implemented as a block RAM tile. Configurable in the chain description script.
- `flush_module`: Every pipeline object is automatically assigned a **flush module**, accessible through this attribute.
- `window_ports`: A list of window port objects (`Port`) extracted from all window interfaces of within this pipeline.
- `buffer_rows`: A list of all buffers generated during execution of `As2DWindowPipeline`'s `auto_connect()` method.

6.1.6.13. Python Class AsPipelineRow

AsPipelineRow is a management class for the `as_pipeline_row` hardware component. On creation, an instance of `as_pipeline_row`'s AsModule is added to it. AsPipelineRow objects are automatically created during the execution of As2DWindowPipeline's `auto_connect()` method, thus they generally do not need to be manually modified.

The following list includes important attributes of the AsPipelineRow Python class. For a full account of all attributes and methods available for Interface, refer to the Doxygen documentation or directly to the source code.

Important attributes of Automatics class AsPipelineRow:

- `module`: The reference to this objects `as_pipeline_row` AsModule instance.
- `name`: The name of this buffer object, also the name of the `as_pipeline_row` AsModule instance.
- `pipe`: A reference to the pipeline object this buffer is a part of.
- `inputs`, `outputs`: Two lists of data signal inputs and outputs for this buffer. A special data storage class is used to populate these lists, AsPipelineDataInfo.
- `is_window_signal`, `to_window_ports`: Two lists that are indexed the same as `inputs`. They store, for each entry in `inputs`, whether the input is a window signal and to which window ports the signal should be relayed.

6.1.7. Integrating New Modules for Use with Automatics

This section describes the process of integrating a new *ASTERICS* hardware module into the generation procedure of Automatics.

For this to work, certain prerequisites must be fulfilled:

- The hardware module must be written in a compatible VHDL formatting style. Existing modules may serve as a reference point. Further refer to section 6.1.7.2 for a list of rules that must be followed for Automatics to correctly import a module.
- For the generator to recognize interfaces, port names of interfaces must have common pre- and/or suffixes. The pre- and/or suffixes `"in"` and `"out"` are always ignored.
- The module source files must be stored in a specific folder structure described below.

A brief guide for integrating a new module with Automatics:

In the user script, the method `asterics.add_module_repository(<path>, <name>)` points Automatics to a module repository folder to analyse. This folder may contain one or more folders, each for one or more modules. Every subfolder of the repository folder contains a folder named `hardware`, which in turn contains a folder named `automatics`. In this `automatics` subfolder, a short Python script must be created for each module that exists in each subfolder of the repository folder. Figure 6.1 gives a visual overview of the folder structure. The file `as_automatics_module_spec_template.py` in

asterics/tools/as-automatics/ is a template for the Python script required per module in the `automatics` subfolder. The template file must be renamed according to this naming scheme:

"as_[module name]_spec.py"

After editing the module specification template, substituting markers such as "<module name>" or "<module author>", further instructions and explanations are present in the comments of the Python code. Automatics will search for files in the `automatics` folder that start with `as_` and end in `_spec.py`, running the `get_module_instance()` function to import the `AsModule` object.

Note: Make sure that the command `return module` is present at the very end of the function `get_module_instance()`.




Figure 6.1.: Folder structure of source files of modules used with Automatics.

As mentioned in section 6.1.6.4, in the module specification files before the call to `module.discover_module` new interface templates may be added to this module only by using the `module.add_local_interface_template()` method.

Most other configuration options, such as modifying Ports, Generic and Interface settings, must be done after the call to `module.discover_module()`, as this is the method Automatics uses to create all the Port, Generic and Interface objects. Refer to the specification template file and the Doxygen documentation or the Python docstrings for explanations of the functionality of the available methods of the different Automatics objects. Of main interest are the classes Port, Generic, Interface, AsModule, AsWindowModule, WindowInterface, Constant, AsRegisterInterface and AsModuleGroup.

To quickly get started with a custom module, one of the modules included with *ASTERICS*, contained in `asterics/modules` may be used as a starting point.

6.1.7.1. Modules for Use in 2D Window Pipeline Systems - Window Modules

For modules that can be used in 2D Window Pipeline systems, certain special requisites must be fulfilled. Firstly, to be correctly connected automatically, the module must be defined for Automatics, as an `AsWindowModule` Python class. For this, a separate module specification script template is provided in the directory of all source files of Automatics (`asterics/tools/as-automatics/as_automatics_window_module_spec_template.py`). Here is an example specification script of a window module (`as_2d_conv_filter_internal`):

```
1 from as_automatics_2d_window_module import AsWindowModule
2
3 def get_module_instance(module_dir: str) -> AsWindowModule:
4
5     module = AsWindowModule()
6     toplevel_file = "hardware/hdl/vhdl/as_2d_conv_filter_internal.vhd"
7     module.files = []
8     module.dependencies = ["as_generic_filter_module"]
9     module.processing_delay = 2
10
11     # Automatics automatically parses the toplevel file and discovers
12     # ports, generics, existing interfaces and register interfaces
13     module.discover_module(module_dir + "/" + toplevel_file)
14
15     return module
```

Listing 6.5: Specification script for a typical window module

The only major differences to a regular specification script are first, instead of creating an `AsModule` object, an `AsWindowModule` object is created and, with that, all references to `AsModule` are replaced with `AsWindowModule`. Secondly, the additional attribute `processing_delay` is set in line 9. This attribute defines the processing delay in pixels for the module. A processing delay of zero means that the result for an input is available in the same clock cycle as it was input into the module. A processing delay of two means that two additional clock cycles are required by the module to process the value and that it will be available after two clock cycles on the modules output. This value basically describes the number of register stages between the data input and output of the module. Note that Automatics assumes that all outputs of a module have the same processing delay. The default value for window modules is one.

Providing this additional meta data along with the same meta data as for a regular `AsModule` and instantiating it as an `AsWindowModule` are the only requisites to use a module in 2D Window Pipeline systems.

Note: Modules declared as `AsWindowModules` are not usable in regular streaming type chains - only within an `As2DWindowPipeline` environment - as different connection rules apply. If you would like to use the same module in both contexts, you need to provide two separate specification scripts. These must be analysed by Automatics either in two separate module repositories to differentiate between modules with identical entity names or point to two separate VHDL source files with different entity names.

6.1.7.2. VHDL Coding Rules for *ASTERICS* Modules for Use with Automatics

This section lists a few rules that must be followed in VHDL code for Automatics to correctly import a processing module. These result from quirks of the VHDL Reader used in Automatics to parse the VHDL code.

- To end a VHDL `entity` either the entity name or the keyword `entity` must be used after the `end` keyword. Eg.: For `entity example is [...]` either `end example;`, `end entity;` or `end entity example;` must be used.
- `port` and `generic` definitions in an `entity` must be in a single line.
- The beginning and end of both `entity` and `architecture` must each be in a single line.
- Port and generic names must not contain any of the following keywords: `entity`, `architecture` and `begin`.
- Port and entity names should be kept all lower-case (within Automatics, they are handled and imported as all lower-case).
- Generic names should be kept all upper-case (within Automatics, they are handled and imported as all upper-case).
- The constant for the slave register configuration must be defined and contain the assignment operator (`:=`) in a single line. Further value assignments of the array may be spread out onto multiple lines.
- Further, the constant must be placed before *any* `begin` keyword, including `begin` as it appears in component, function or procedure declarations.

Note: Automatics considers only the first entity in each VHDL file as an *ASTERICS* module.

All VHDL code after the `begin` statement in the `architecture` is ignored by Automatics. No special considerations have to be followed for that code.

For AsWindowModules:

For window inputs, VHDL ports that are the input for two dimensional matrices of pixels for filters, a special data type has to be used to facilitate automatic connection using Automatics: `t_generic_window(0 to X, 0 to Y, bit width downto 0)`

A second type exists for working with lines of pixels of windows, which works in much the same way: `t_generic_line(0 to X, bit width downto 0)`

These data types are specified in the *ASTERICS* VHDL package `as_generic_filter`, which must be included when using any of these types.

The range directions (to and downto) for these types *must* be used as described here, as well as the each of the ranges defined meanings.

`t_generic_window` is the data type used to transfer 2D matrices of pixel data in a compact manner in *ASTERICS*. The first dimension defines the width of the window, the X dimension. The second dimension defines the height of the window, the Y

dimension. The third dimension defines the data width of the pixels in bits. The following is an example definition of a 3 by 3 filter window for 8 bit data as a VHDL signal: `signal window : t_generic_window(0 to 2, 0 to 2, 7 downto 0);`

`t_generic_line` is the data type used to handle single rows of pixel data (pixel arrays) in a manner compatible with `t_generic_window` in *ASTERICS*. The first dimension defines the width of the line / row / array. The second dimension defines the data width of the pixels in bits. The following is an example definition of a line of 5 pixels with 9 bits each as a VHDL signal: `signal line : t_generic_line(0 to 4, 8 downto 0);`

`t_integer_array` is a simple unbounded array of integers, used in the function `f_make_generic_window`. It can be used to define fixed filter kernels for use in window modules and can be instantiated as in the following example: `constant filter_values : t_integer_array(0 to 8) := (1,2,1,2,4,2,1,2,1);` Alternatively, the type `t_generic_filter` may be used, which is a two dimensional integer array:

`constant filter_values : t_generic_filter(0 to 2, 0 to 2) := ((1,2,1),(2,4,2),(1,2,1));`

To make working with these data types easier, a number of helper functions are included in the package `as_generic_filter`. The following is a brief list of all helper functions included for these special data types:

- `f_get_filter_sum_abs(gfilter)`: Calculate and return the absolute sum of all elements of `gfilter`.
- `f_get_filter_max(gfilter)`: Find and return the largest value within `gfilter`.
- `f_get_filter_elements_count(gfilter)`: Count and return the number of elements of `gfilter`.
- `f_get_line_of_generic_filter(gfilter, y)`: Return a `t_integer_array` signal equal to the row at index `y` of `gfilter`.
- `f_get_window_sum_abs(gwindow)`: Calculate and return the absolute sum of all elements of `gwindow`.
- `f_get_vector_of_generic_window(gwindow, x, y)`: Extract and return the value of `gwindow` at the position `(x, y)` as a `std_logic_vector`.
- `f_set_vector_of_generic_window(gwindow, x, y, vector)`: Set the value of `gwindow` at the position `(x, y)` to `vector`. Note: `vector` must have the same data width as the third dimension of `gwindow`!
- `f_get_vector_of_generic_line(gline, x)`: Extract and return the value of `gline` at the position `(x)` as a `std_logic_vector`.
- `f_set_vector_of_generic_line(gline, x, vector)`: Set the value of `gline` at the position `(x)` to `vector`. Note: `vector` must have the same data width as the second dimension of `gline`!

-
- `f_make_generic_window(x, y, values, data_width)`: Create and return a `t_generic_window` with the dimensions `(x, y, data_width)` and the contents of the `t_integer_array` values. Implemented for testing purposes but also useful for the definition of VHDL constants.
 - `f_get_line_of_generic_window(gwindow, y)`: Extract and return the row at position `(y)` of `gwindow` as a `t_generic_line` data type.
 - `f_set_line_of_generic_window(gwindow, y, line_in)`: Set the value of an entire or part of the row at position `(y)` of `gwindow` to the contents of `line_in`.
 - `f_get_part_line_of_generic_window(gwindow, y, from_x, width_part)`: Extract and return part of the row at position `(y)` from position `(x)` and with a width of `width_part` data values from `gwindow` as a `t_generic_line` data type.
 - `f_cut_vectors_of_generic_line(gline, from_b, width_b)`: Return a `t_generic_line` signal based on part of the data of `gline` by cutting each data value from bit `from_b` and only including the next `width_b` bits.
 - `f_cut_vectors_of_generic_window(gwindow, from_b, width_b)`: Return a `t_generic_window` signal based on part of the data of `gwindow` by cutting each data value from bit `from_b` and only including the next `width_b` bits.

6.1.7.3. Advanced Configuration of Custom Modules

As every `AsModule` is at its core a Python object, they can be infinitely extended by adding methods and attributes in the specification script. For example the module `as_sensor_ov7670` uses the specification script to add methods configuring the IIC masters that different modules in a system use. For reference, the file can be found in `asterics/modules/as_sensor_ov7670/hardware/automatics/as_sensor_ov7670_spec.py`. Note that this is an advanced configuration and should only be attempted if you are familiar with Python. Attributes and methods configured as such will generally not be available in auto-completion features in IDEs and will not be listed for an `AsModule` when using the interactive modes of Automatics.

Furthermore, for a specific feature of Automatics, auto-instantiating modules, see the attribute `instantiate_in_top` in section 6.1.6.4, the method `auto_inst_config` is defined as `None` for every module. It can be overwritten in the specification script to define actions to automatically take when the module is added to the system, as, at that point in the connection process, more information on the makeup of the system is available. The method will always be passed the module instance itself and a reference to the module that instantiated it. To see an example of this method being used, see the specification script of the `as_regmgr` module in `asterics/modules/as_misc/hardware/automatics/as_regmgr_spec.py`.

6.1.8. List of Methods for Use in the Chain Description Script

This section lists configuration methods intended for use in the chain description script, to configure and build an *ASTERICS* processing chain. The methods are listed in table 6.3.

A full account of all attributes, functions and methods available in Automatics and its classes can be found in the Doxygen documentation or directly in the source code.

Object	Method	Parameters	Description
AsProcessing Chain	add_module()	entity_name , user_name, repo_name	Adds the module <code>entity_name</code> from the module library to the processing chain. Optionally the module can be named using the <code>user_name</code> , if omitted, Automatics will enumerate using the <code>entity_name</code> . Optionally, using the <code>repo_name</code> a module can be chosen from a specific module repository. Useful to differentiate between modules with the same entity name imported from different repositories.
AsProcessing Chain	set_asterics_base_address()	base_address, address_ space_size	Redefine the <i>ASTERICS</i> base address for communication between the <i>ASTERICS</i> modules and software. Set the available address space. <i>Important:</i> Note that the base address must begin with all bits in the available space as zero. Eg.: OK: Base = 0x43C10000 and Size = 0xFFFF, not OK: Base = 0x43C18000 and Size = 0x8FFF (must be Base = 0x43C10000)
AsProcessing Chain	connect()	from, to	Connect module, interface or port <code>from</code> to module, interface or port <code>to</code> . The direction of data flow is assumed to be from <code>from</code> to <code>to</code> , though an internal inspection will swap the objects if necessary. Note: The method call will be forwarded to the connect method of As2DWindowPipeline, if any object is part of a pipeline.

Object	Method	Parameters	Description
AsProcessing Chain	<code>write_hw()</code>	<code>folder</code> , <code>use_symlinks</code> , <code>force</code>	Generate only the hardware source output files to <i>folder</i> . By default existing module source files are linked to the output folder. To copy them instead, use <code>use_symlinks=False</code> . To allow Automatics to clean the output folder by permanently deleting contained files, set <code>force=True</code> .
AsProcessing Chain	<code>write_sw()</code>	<code>folder</code> , <code>use_symlinks</code> , <code>force</code> , <code>driver_module_dirs</code>	Generate only the software source output files to <i>folder</i> . By default existing module source files are linked to the output folder. To copy them instead, use <code>use_symlinks=False</code> . To allow Automatics to clean the output folder by permanently deleting contained files, set <code>force=True</code> . If you want source files sorted into subfolders per module, set <code>driver_module_dirs=True</code> .
AsProcessing Chain	<code>write_asterics_core()</code>	<code>folder</code> , <code>use_symlinks</code> , <code>force</code> , <code>driver_module_dirs</code>	Runs both <code>write_hw()</code> and <code>write_sw()</code> . The parameters are identical in functionality to those methods.
AsProcessing Chain	<code>write_ip_core_xilinx()</code>	<code>folder</code> , <code>use_symlinks</code> , <code>force</code> , <code>driver_module_dirs</code>	Runs both <code>write_hw()</code> and <code>write_sw()</code> . The parameters are identical in functionality to those methods. In addition, the resulting IP-Core is packaged using Vivado. Vivado has to be installed on your system and sourced in the console environment you used to run Automatics for this step to complete.

Object	Method	Parameters	Description
AsProcessing Chain	write_system()	folder, use_symlinks, force, driver_module_ _dirs, add_vears	Runs both <code>write_hw()</code> and <code>write_sw()</code> . The parameters are identical in functionality to those methods. The outputs are generated into a system template prepared for a Vivado-style FPGA project. In addition, the resulting IP-Core is packaged using Vivado. Vivado has to be installed on the system and sourced in the console environment used to run Automatics for this step to complete. Furthermore, the VEARS IP-Core for video output is added to the project. To omit it, set <code>add_vears=False</code> .
AsProcessing Chain	write_system_graph()	out_file, show_ toplevels, show_auto_ inst, show_ports	Generate and write a graph representation of the system represented by chain to the file <code>out_file</code> . The other parameters are all <code>False</code> by default and may be turned on (<code>True</code>) to add detail. <code>show_toplevels</code> adds "meta modules" used to connect processing modules. <code>show_auto_inst</code> adds automatically instantiated modules. <code>show_ports</code> adds a list of all ports to each edge of the graph which represent interfaces.
AsProcessing Chain	list_address_space()	None	Call after building the processing chain to list the addresses and types of all allocated slave registers of the included modules.

Object	Method	Parameters	Description
As2DWindow Pipeline	<code>add_module()</code>	<code>entity_name</code> , <code>user_name</code> , <code>repo_name</code>	Add a module to this As2DWindowPipeline with the entity name <code>entity_name</code> . <i>Only window modules</i> are considered when selecting the module. Optionally a name can be set for the module using <code>user_name</code> . Optionally, using the <code>repo_name</code> a module can be chosen from a specific module repository. Useful to differentiate between modules with the same entity name imported from different repositories.
As2DWindow Pipeline	<code>connect()</code>	<code>from</code> , <code>to</code> , <code>no_delay</code> , <code>no_stall</code>	Connect two objects, <code>from</code> and <code>to</code> , with each other within the pipeline. Additional optional parameters: <code>no_delay</code> : if <code>from</code> is outside of the pipeline and this parameter is set to <code>True</code> , no buffers to synchronize this input with all other input data will be created. <code>no_stall</code> : if <code>to</code> is an <code>as_stream</code> interface outside of the pipeline and <code>no_stall</code> is set to <code>True</code> , the <code>stall</code> signal of the target <code>as_stream</code> interface will not be connected. Note: Calls to the processing chain's connect method with objects of a pipeline, will be forwarded to the pipeline's connect method, allowing for <code>module0.connect(module1)</code> calls to connect modules of a pipeline.

Object	Method	Parameters	Description
As2DWindow Pipeline	set_flushing_behaviour()	debug_flushdata, constant_flushdata_value	Configure the behaviour of the flush control module included with every pipeline. Use <code>debug_flushdata</code> to use a pixel counter as the flush data (<code>True</code>) or a constant data word as flush data (<code>False</code> , default). Use <code>constant_flushdata_value</code> to define a custom value for the constant flush data. Default: 128.
As2DWindow Pipeline	set_main_buffer_optimization_strategy()	new_strategy	Set the optimization strategy to use when optimizing the buffers of the window ports of the pipeline. Available optimizations are attributes of the pipeline object and prefixed with <code>optimize_</code> . Available options are: <code>optimize_none</code> , <code>optimize_row_number_sensitive</code> , <code>optimize_window_width_sensitive</code> and <code>optimize_all_same_length</code> ; For a detailed explanation of the effects of each strategy, refer to section 6.1.4
As2DWindow Pipeline	set_similar_length_optimization()	active, max_length_difference	Configure the <i>similar_length</i> optimization step. Use <code>active</code> to turn the optimization on (<code>True</code> (default)) and off (<code>False</code>). Use <code>max_length_difference</code> to define the maximum length in pixels that buffers are merged. Higher numbers will result in less block-RAM tile usage but higher slice register usage (default: 100).

Object	Method	Parameters	Description
As2DWindow Pipeline	set_reshape_long_buffers_optimization()	active, minimum_length_to_reshape, maximum_width_to_reshape	Configure the <i>reshape_long_buffers</i> optimization step. Use <code>active</code> to turn the optimization on (<code>True</code> (default)) and off (<code>False</code>). Use <code>minimum_length_to_reshape</code> to define the minimum buffer length to be reshaped. With default value (-1) a value will be calculated from the pipeline's attribute <code>minimum_bram_size</code> . Use <code>maximum_width_to_reshape</code> to define a maximum bit width of buffers to reshape. For additional details about the effects of this optimization, refer to section 6.1.4.
As2DWindow Pipeline	print_pipeline_buffer_report()	verbosity	Print a summary report of the buffer usage of the pipeline. Set <code>verbosity</code> to 1 to also print a report for every buffer.
AsModule Group and As2DWindow Pipeline	add_register()	register_type	Create a 32 bit slave register for this module group. Use <code>register_type</code> to define the type of register. Use <code>asterics.Register.<type></code> for the parameter. Possible types are <code>none</code> , <code>control</code> , <code>status</code> , <code>both</code> . Refer to section 5.1.6 for explanations on the different register types.
AsModule Group and As2DWindow Pipeline	modify_register_type()	register_num, new_type	Modify the register type of the register with index <code>register_num</code> to the type <code>new_type</code> . For the value of <code>new_type</code> use the same values as for the method add_register above.

Object	Method	Parameters	Description
AsModule Group and As2DWindow Pipeline	assign_ register_ to_port()	register_num, port, from_bit_ index	Assign the value, or part of the value of a 32 bit slave register with index <code>register_num</code> to the port or signal <code>port</code> . The port or signal will be assigned from the registers bit index <code>from_bit_index</code> up to the signals or ports bit width. The register will be automatically created if it doesn't exist.
AsModule Group and As2DWindow Pipeline	assign_port_ to_register()	register_num, port, to_bit_ index	Assign the value of the port or signal <code>port</code> to a 32 bit slave register with index <code>register_num</code> . The port or signals value will be assigned from the registers bit index <code>to_bit_index</code> up to the ports or signals bit width. The register will be automatically created if it doesn't exist.

Object	Method	Parameters	Description
AsModule Group and As2DWindow Pipeline	define_port()	name, code_name, direction, data_type, data_width, fixed_value	Create, add and return a new Port object for this module group. name defines the base name of the new Port. The optional code_name defines the name of the port in VHDL, default is the value of name . The optional direction defines the data direction of the port. Valid values are "in" (default), "out" and "inout" (only partial support for automatic connections). The optional data_type defines the VHDL data type of the port. Default: <code>std_logic</code> . The optional "data_width" defines the data width for vector types. Use a Python tuple, e. g. (0, "to" , 7) or "DATA_WIDTH - 1" , "downto" , 0). Anything but single numbers must be passed as a string. The optional fixed_value can be used to define a fixed value for the port as a string. Only useful for ports with direction "out" . Note that ports with a fixed value have a limited support for connections, as they will be assigned the fixed value within the module group.
AsModule Group and As2DWindow Pipeline	define_signal()	name, data_type, data_width, fixed_value	Create, add and return a new GenericSignal object for this module group. The parameters work analogous to the method define_port above, with following exceptions: The name will always be used as the code_name attribute of the signal. The fixed_value is more useful as signals do not have a data direction and exist only within a module group.

Object	Method	Parameters	Description
AsModule	<code>add_software_driver_file()</code>	<code>path</code>	Add an additional software driver file to this module. The path may be relative from the execution location of the chain description script or absolute.
AsModule	<code>connect()</code>	<code>object</code>	Shorthand for <code>chain.connect(self, object)</code> . Can also be used for modules that are part of a 2D Window Pipeline.
AsModule	<code>get_port()</code>	<code>port_name</code>	Return the Port of the module with the <code>code_name</code> or <code>name</code> attribute <code>port_name</code> .
AsModule	<code>get_interface()</code>	<code>interface_name</code> , <code>direction</code> , <code>interface_type</code>	Return the Interface of the module with the <code>name</code> and <code>pre-/suffix</code> attributes matching <code>interface_name</code> . Optionally exclude any interfaces from the search not matching with <code>direction</code> and/or <code>interface_type</code> .
AsModule	<code>get()</code>	<code>name</code> , <code>direction</code>	Shorthand for a combination of <code>get_interface</code> and <code>get_port</code> . Returns the first interface matching <code>name</code> and <code>direction</code> or, if none was found, searches for a matching port instead.
AsModule	<code>get_generic()</code>	<code>generic_name</code>	Return the Generic of the module with the <code>code_name</code> or <code>name</code> attribute <code>generic_name</code> .
AsModule	<code>make_port_external()</code>	<code>port_name</code> , <code>value</code>	Search for a Port matching <code>port_name</code> and change it's <code>ruleset</code> to have Automatics make it external (default), meaning it will be available on the interface of the resulting IP-Core. Alternatively, make an external port internal by setting <code>value</code> to <code>False</code> .

Object	Method	Parameters	Description
AsModule	<code>make_interface_external()</code>	<code>interface_name</code> , <code>direction</code> , <code>if_type</code> , <code>value</code>	Search for an Interface matching <code>interface_name</code> (and optionally <code>direction</code> and <code>if_type</code>) to have Automatics make it external (default: <code>value</code> set to <code>True</code>), meaning it will be available on the interface of the resulting IP-Core. Alternatively, make an external interface internal by setting <code>value</code> to <code>False</code> . Note that you will have to either provide the parameter name (<code>value=False</code>) or use all parameters.
AsModule	<code>set_port_fixed_value()</code>	<code>port_name</code> , <code>value</code>	Search for a Port matching <code>port_name</code> and change it's <code>ruleset</code> to have Automatics set it to the fixed value <code>value</code> . Automatics will directly insert the value of <code>value</code> into VHDL code, therefore it must adhere to VHDL syntax.
AsModule	<code>set_generic_value()</code>	<code>generic_name</code> , <code>value</code>	Search for a Generic of the module with the name <code>generic_name</code> and set it's <code>value</code> attribute to the value of the parameter <code>value</code> . Note that the value of <code>value</code> will be directly inserted into VHDL code, therefore it must adhere to VHDL syntax.
AsModule	<code>port_rule_add()</code>	<code>port_name</code> , <code>condition</code> , <code>action</code> , <code>priority</code>	Search for a Port matching <code>port_name</code> and add to it's <code>ruleset</code> the new rule <code>condition -> action</code> . This rule will have top priority, so will be executed first, unless the parameter <code>priority</code> is set to <code>False</code> .
AsModule	<code>port_rule_remove()</code>	<code>port_name</code> , <code>condition</code> , <code>action</code>	Search for a Port matching <code>port_name</code> and remove the rule <code>condition -> action</code> from it's <code>ruleset</code> , if it exists.

Object	Method	Parameters	Description
AsModule	<code>port_rule_overwrite()</code>	<code>port_name</code> , <code>condition</code> , <code>action</code>	Search for a Port matching <code>port_name</code> and overwrite all actions for <code>condition</code> in it's ruleset. Then add the rule <code>condition -> action</code> .
AsModule	<code>make_generic_external()</code>	<code>generic_name</code>	For the Generic matching <code>generic_name</code> , set its attributes so that it will be propagated to toplevel, allowing the synthesis tool to set the value using the <i>ASTERICS</i> IP-Core.
Interface	<code>connect()</code>	<code>object</code>	Shorthand for <code>chain.connect(self, object)</code> . Can also be used for interfaces that are part of modules within a 2D Window Pipeline.
Interface	<code>make_external()</code>	<code>value</code>	Set the necessary attribute to make this Interface available externally. Automatics will connect it to the VHDL toplevel, so it is in the interface of the resulting IP-Core. Set <code>value</code> to <code>False</code> to make external interfaces internal.

Object	Method	Parameters	Description
Interface	<code>instantiate_module()</code>	<code>entity_name</code> , <code>group_name</code>	Set the necessary attributes to have Automatics automatically add and instantiate the <i>ASTERICS</i> module <code>entity_name</code> and connect the interface to it. The <code>group_name</code> defines where in the hardware design the module is instantiated. This particular functionality is currently not implemented completely - the only two options for the <code>group_name</code> are: <code>asterics</code> , to instantiate to the toplevel (default) and <code>as_main</code> to instantiate the module where the <i>ASTERICS</i> modules are connected. This functionality is useful, for example, to instantiate necessary bus manager modules or similar.
Interface	<code>instantiate_no_module()</code>	None	Remove a configuration for an automatic instantiation of a mode from this interface object.
Generic	<code>link_to_generic()</code>	<code>link_generic</code>	Set the necessary attributes to have Automatics link the value of this Generic to the Generic <code>link_generic</code> , using the <code>code_name</code> attribute, of higher modules. This can be useful, for example, to set the data bus width of multiple modules, using a user added Generic on the toplevel. (Note: This feature has not been tested extensively.)
Generic Signal	<code>assign_from_this_vector()</code>	<code>target</code> , <code>from_bit_index</code>	Partially assign from this signal. Only applicable for signals with a vector data type. Assign to port or signal <code>target</code> starting with bit index <code>from_bit_index</code> of the signal with the width of the target port or signal.

Object	Method	Parameters	Description
Generic Signal	<code>assign_to_this_vector()</code>	<code>source,</code> <code>from_bit_index</code>	Assign the port or signal <code>source</code> to part of this signal. Only applicable for signals of a vector data type. Assign the source port or signal starting from bit index <code>from_bit_index</code> up to the data width of the source port or signal.
Generic Signal	<code>define_vector_assignment()</code>	<code>source_list</code>	Define a list of source ports or signals <code>source_list</code> to completely define the assignment of this signal. Only applicable for signals with a vector data type. The assignment starts at bit index zero and advances by the data width of each source port or signal in the list. The list keeps its order and will not be sorted. Equates to repeated calls to <code>assign_to_this_vector</code> .
Port and Generic Signal	<code>connect()</code>	<code>object</code>	Shorthand for <code>chain.connect(self, object)</code> . Can also be used for ports that are part of modules within a 2D Window Pipeline.
Port and Generic Signal	<code>set_port_type()</code>	<code>port type</code>	Manually define the Port's <code>port_type</code> attribute. Useful if a Port is determined to have the wrong port type by Automatics. Valid values: <code>"single"</code> , <code>"external"</code> , <code>"interface"</code> , <code>"register"</code> , <code>"signal"</code> , <code>"glue_signal"</code> .
Port and Generic Signal	<code>remove_condition()</code>	<code>condition</code>	Remove all rules with the condition <code>condition</code> from this Port's ruleset. You may use <code>module.port_rule_overwrite(<port name>, <condition>, "none")</code> for the same effect.

Object	Method	Parameters	Description
Port and Generic Signal	<code>update_ruleset()</code>	<code>list</code>	Use this method to quickly add multiple rules to this Port's <code>ruleset</code> . Note that any invalid rules are quietly skipped. Any iterable list is accepted. Note that the rules are expected to use the <code>Port.Rule</code> <code>namedtuple</code> (refer to the file <code>as_automatics_port.py</code>).
Port and Generic Signal	<code>set_ruleset()</code>	<code>list</code>	Use this method to quickly replace this Port's <code>ruleset</code> . Note that any invalid rules are quietly skipped. Any iterable list is accepted. Note that the rules are expected to use the <code>Port.Rule</code> <code>namedtuple</code> (refer to the file <code>as_automatics_port.py</code>).
Port	<code>make_external()</code>	<code>None</code>	Modify this Port's <code>ruleset</code> to have Automatics make it external. Same as <code>AsModule</code> 's <code>make_port_external()</code> method.

Table 6.3.: List of configuration methods intended for use in the user script.

7. Basic Modules

As already noted, there is a bunch of different modules for image processing in the framework. The functionality and usage of these modules will be described in the following sections.

7.1. `as_global_processing`

by Alexander Zöllner

Note: The module `as_global_processing` is not currently supported by the system generator Automatics.

7.1.1. Brief Description

The `as_global_processing` is the software driver for the `asterics_state/control` register for requesting the state of the *ASTERICS* -chain as well as for performing a reset on it. Access functions are provided by this software driver for accessing the aforementioned register correctly without having to remember the actual bit fields of the hardware mapping. It is expected that the status and control fields of the hardware modules within the *ASTERICS* -chain are mapped correctly to the fields of the `asterics_state/control` register.

7.1.2. Register Interface

The register space is part of the *Common Control and Status Registers* described in Chapter 5.1.1.

7.2. Input/Output Modules

7.2.1. `as_memreader`

by Alexander Zoellner

7.2.1.1. Brief Description

The `as_memreader` is a hardware module for efficiently transferring data from main memory to the FPGA. The module utilizes a bus master interface to memory and an *as_stream* interface to programmable logic. It transfers chunks of data, so called *sections*, by using burst accesses whenever possible. *Sections* are defined by a start address and size.

Multiple *sections* are also supported, which may include a constant offset (i.e. the difference between the start address of two consecutive *sections*) in between, allowing to read rectangular sub-images or skipping certain parts of data layouts. In order to decrease the amount of time spent idle, the following *section* can be programmed during an ongoing operation by overwriting the hardware registers of the `as_memreader` and setting its `go` flag again. The module proceeds with the next data transfer after the current section has been completed, i.e. all data has been read. The module provides a register for tracking the progress of the current *section*, which holds the next address the module is going to read from.

7.2.1.2. Architecture

Figure 7.1 shows the architecture of the `as_memreader` module in simplified form to emphasize the main parts of the module, which are required for performing data transfers. The `as_memreader` uses a *Master Interface* for obtaining data from memory. This interface comprises only signals which are required for configuring the access to memory, such as the number of bytes to be transferred or when to start a data transfer. The actual memory bus access is performed by a *Bus Translation* module, which is connected to the memory bus interface and the `as_memreader`. Data is intermediately stored in a *FIFO Buffer* first, before passing it to the subsequent hardware module. As aforementioned, the memory modules usually transfer a chunk of data at once, utilizing burst accesses. However, the subsequent hardware module may not be able to handle the amount of data at the same pace as the memory module. The *FIFO Buffer* is used to match the processing speed of the subsequent module, by being able to temporarily suspending data transfers towards the module. The `as_memreader` continues to request data from memory, as long as the fill level of the *FIFO Buffer* has not reached a certain threshold. Hardware modules are connected to the `as_stream` (see Chapter 5.3) interface of the `as_memreader`. For configuring the `as_memreader`, a *Register Interface* is utilized, which provides a number of hardware registers. These registers can be accessed by hardware and software alike, for exchanging control and status information. During an ongoing operation, certain information must not be changed for the `as_memreader` module to operate correctly. For this reason, information regarding the specifics of the operation, such as number of *sections* or its size, have to be kept stable. This is accomplished by copying critical information to *Shadow Registers* at the start of an operation. As a side effect, this allows the software to replace the associated hardware registers during an ongoing operation, which is used for queuing the subsequent operation for transferring data. The *Memory State Machine* controls the data flow and operation within the `as_memreader` module. This part is responsible for determining the point at which the contents of the *Shadow Registers* are replaced, publishing status information to software via the Register Interface as well as accepting control information from it. For the actual data transfer, the *Memory State Machine* is responsible for setting the appropriate signals at its *Master Interface* and `as_stream` interface, depending on the fill level of the *FIFO Buffer*. Additionally, it evaluates the `as_stream` signal for the `as_memreader`. The *Address Generator*, as the name suggests, calculates the address required for the individual memory accesses as well as the number of bytes to be transferred. The required information are obtained from the *Shadow Registers*. Towards software, the address used for the next data transfer is published to software via the *Register Interface*.




Figure 7.1.: Architecture of the `as_memreader` module

7.2.1.3. Pre-Synthesis Options

Name	Range	Description
REGISTER_BIT_WIDTH	Positive integer value	Bit width for the slave registers used by this module (usually 32 bit).
DOUT_WIDTH	Positive integer value	Bit width of the data port of this module. Currently uses the same bit width as the memory bus interface (usually 32 or 64 bit).
MEMORY_DATA_WIDTH	Positive integer value	Bit width of the data port to memory. Depends on the setting of the memory bus (usually 32 or 64 bit).
MEM_ADDRESS_BIT_WIDTH	Positive integer value	Bit width of the address port of the memory bus. Depends on the memory bus interface (usually 32 bit).

BURST_LENGTH.BIT_WIDTH	Positive integer value	Bit width of the memory bus to configure the burst size (currently 12 bits).
MAX_PLATFORM_BURST_LENGTH	Positive integer value	Highest possible burst length support by the memory bus in bytes (currently: 256).
FIFO_NUMBER_OF_BURSTS	Positive integer value	Minimum size of the internal data fifo. Actual size is to the power of 2 required for fitting the chosen size.
SUPPORT_MULTIPLE_SECTIONS	Boolean	Enables regular address jumps for reading data from memory.
SUPPORT_VARIABLE_BURST_LENGTH	Boolean	Allows to configure actual burst length at runtime.
SUPPORT_INTERRUPTS	Boolean	Allows the module to generate interrupt events.
SUPPORT_DONE_IRQ_SOURCE	Boolean	Module generates an interrupt event at the end of a <i>section</i> . SUPPORT_INTERRUPTS has to be enabled.

7.2.1.4. Register Space

Name	Relative Address	Width	Description
state/control	0x0	32	Status information of the <code>as_memreader</code> and controlling the operation of the module. The lower half of the register is used for status information, the upper half for configuration.
section addr	0x4	32	Memory address at which the module starts to read data from.

section offset	0x8	32	Address offset in byte for regular address jumps. The offset is the distance between the start addresses of two consecutive <i>sections</i> .
section size	0xC	32	Size of a <i>section</i> in byte to be read from memory. The size has to be a multiple of the configured data bus width in byte.
section count	0x10	32	Number of <i>sections</i> . If <code>SUPPORT_MULTIPLE_SECTIONS</code> is not set, this register is ignored and a single <i>section</i> is assumed. Otherwise, an address jump is performed between two consecutive <i>sections</i> .
max burst length	0x14	32	Number of bytes to be requested for a single memory bus access. Has to be a multiple of <code>MEMORY_DATA_WIDTH</code> and must not exceed <code>MAX_PLATFORM_BURST_LENGTH</code> .
current hw addr	0x18	32	Next memory address the module is going to read from. If the <code>as_memreader</code> is not programmed this address is 0x0. For multiple <i>sections</i> , it points to the last <i>section</i> start address + offset after the last <i>section</i> has been served.

Table 7.2.: Register overview of the `as_memreader` module.

Field Name	Bit Index	Type	Reset Value	Description
go	17	wo	0x0	If set, the <code>as_memreader</code> starts transferring data to memory.
reset	16	wo	0x0	Resets the module and clears all remaining data in the <i>FIFO Buffer</i> .

pending go	5	ro	0x0	If set, the next data transfer has already been programmed.
busy	1	ro	0x0	The <code>as_memreader</code> is currently operating.
ready	0	ro	0x0	The <code>as_memreader</code> is currently idle.

Table 7.3.: Bit field overview of the combined `state/control` register of the `as_memreader`.

Field Name	Bit Index	Type	Reset Value	Description
section address	31:0	wo	0x0	Start address for reading data from memory.

Table 7.4.: Bit field overview of the `section addr` register of the `as_memreader`.

Field Name	Bit Index	Type	Reset Value	Description
section offset	31:0	wo	0x0	The offset is the distance between two start addresses in byte.

Table 7.5.: Bit field overview of the `section offset` register of the `as_memreader`.

Field Name	Bit Index	Type	Reset Value	Description
section size	31:0	wo	0x0	Size of a <i>section</i> in byte to be read from memory.

Table 7.6.: Bit field overview of the `section size` register of the `as_memreader`.

Field Name	Bit Index	Type	Reset Value	Description
section count	31:0	wo	0x0	Number of <i>sections</i> .

Table 7.7.: Bit field overview of the `section count` register of the `as_memreader`.

Field Name	Bit Index	Type	Reset Value	Description
------------	-----------	------	-------------	-------------

max burst length	31:0	wo	0x0	Number of bytes to be requested for a single memory bus access.
------------------	------	----	-----	---

Table 7.8.: Bit field overview of the `max burst length` register of the `as_memreader`.

Field Name	Bit Index	Type	Reset Value	Description
current hw addr	31:0	ro	0x0	Next address the <code>as_memreader</code> is going to read from.

Table 7.9.: Bit field overview of the `current hw addr` register of the `as_memreader`.

7.2.1.5. Behavior

The bit fields of the `control` and `state` registers are also represented internally within the module by signals with the same name. When referring to the bit field, the name is written in lower case and in upper case for the signal. Flags refer to the bit fields.

When the module receives a reset request, either by using the hardware port or the `reset` flag of the *State Control* register, ongoing bus accesses are terminated and all internally stored configuration settings are cleared after a single clock cycle. Additionally, the module requests to clear the `go` and `reset` field. The configuration registers towards software are left as is. Simultaneously, the data in the *FIFO Buffer* is discarded and the address generator is reset. The reset persists only for one clock cycle if it has been requested by software, otherwise up to the point it is lifted by hardware. During the reset, neither of the modules' status flags is set. After the reset has been lifted, the `as_memreader` assumes its idle state.

In the modules' idle state, the `ready` flag is set and the configuration registers are continuously copied into internal shadow registers. Upon setting the `go` field, the current configuration is used for setting up data transfers after one clock cycle. Further, the `ready` flag is unset and the `busy` flag is set instead, which is kept throughout the whole operation. The `as_memreader` requests the slave logic to clear the `go` flag and starts accessing the master memory bus interface. During operation, the configuration registers can be overwritten and `go` flag set again, to seamlessly queue the next data transfer. If the `go` flag was set in this manner, the module sets its `PENDING GO` signal. Since the `as_memreader` copies the configuration only at the start, it would be possible to change the configuration for the following transfer after having already set the `go` flag again. However, it is strongly recommended to configure the data transfer before queuing the next transmission. As soon as the `as_memreader` has read all requested data for the current operation, it sets the `ready` flag again and returns to its idle state. Here, the `busy` and `ready` flag are set simultaneously for a single clock cycle, which is exclusively used if another hardware module interfaces the `as_memwriter` instead of software. This is mainly for backwards compatibility and may be subject to change in the future. If the next `GO` has already been set when entering the idle state, the module proceeds in the aforementioned manner without delay. The `PENDING GO` (since `GO` is unset) is unset again.

The `as_memreader` is a *stall-absorbing* module (see Chapter 5.3.4), which means it accepts requests to suspend data transfers by the following module. After receiving a stall request, the `as_memreader` stops transferring data at its *as_stream* output interface on the following clock cycle, until the stall is lifted again. Since the module utilizes a *FIFO Buffer*, it continues to read data from memory if there is remaining space. The fifo is considered full, if it can only hold the equivalent of one additional maximal possible burst length amount of data. Since the actually utilized burst length may vary (if `SUPPORT_VARIABLE_BURST_LENGTH` is set), this method allows to prevent *FIFO Buffer* overflow without having to check the precise amount of space left for each memory bus request. This method has mainly been chosen to prevent the module from inefficiently reading multiple small amounts of data in order to utilize the whole *FIFO Buffer*. Instead, if the aforementioned threshold has been reached, the `as_memreader` suspends reading data from memory until the *FIFO Buffer* has output some data. As a side effect, some FPGA area has been saved which would be required for the comparison.

The `as_memreader` module organizes its data transfers in one or more *sections*, where each one is a physically continuous chunk of data in memory. If more than one *section* is required, the configuration option `SUPPORT_MULTIPLE_SECTIONS` has to be set at synthesis time. The register *Section Address* defines the memory address of the first *section*, whereas *Section Offset* is used for the following ones. The latter is the difference of the start addresses of two consecutive *sections*. For example, if the first *section* starts at the hexadecimal address "0x2000" and the following one at "0x5000", an offset of "0x3000" has to be configured. The third *section* would start at address "0x8000". The number of *sections* are chosen by writing a number greater 1 to the register *Section Count*. The size of a single *section* is configured by using *Section Size*. When using more than one *section*, the configured size should not exceed the offset, since it would result in partially overwriting the preceding *section* with the following one. If the value of *Section Size* is less than *Section Offset*, the difference between two *sections* is skipped. Assuming the above example with a size of "0x2200", the address range from "0x4200" to "0x4fff" is skipped and therefore not read from memory. This method can be used for reading a sub-image from memory or skipping regular areas of a certain data layout. If `SUPPORT_MULTIPLE_SECTIONS` is not set, *Section Offset* and *Section Count* are ignored and a single *section* is assumed.

After starting the operation of the `as_memreader` for the first time by setting the `GO` signal, the module continuously provides the current physical memory address of the *Address Generator* to the software. This address is the one used for the next memory access but might not have been processed yet. It is stored within the hardware register `current_hw_addr`. At the end of the operation of the `as_memreader`, the address within this register points at the first address following the current *section* if `SUPPORT_MULTIPLE_SECTIONS` has been set to "false". Otherwise, it points at the start address of the following *section*, although it is not used. This is due to the fact, that the address is incremented by the *offset* after each *section*, where the last one is not handled separately. The address is only updated during the operation of the `as_memreader` and therefore is also not cleared once it has finished its operation. However, performing a *reset* on the module, either by hardware or software, clears the register.

The `as_memreader` preferably utilizes burst accesses to read a chunk of memory at once, since requesting the memory bus requires a considerable overhead. By using bursts, the number of bus accesses and therefor required overhead can be reduced. The number

of bytes used for a burst access can be configured using the register *Maximal Burst Length*. The configured number of bytes written to this register has to be a multiple of the of the memory bus interface. Additionally, the maximal amount of data transferred in a single burst is usually limited by the architecture, to prevent other bus masters from starving, which must not be exceeded. If the configured *Section Size* is not a multiple of *Maximal Burst Length*, the `as_memreader` module falls back to less efficient single beat accesses for the remaining bytes, if `SUPPORT_VARIABLE_BURST_LENGTH` has not been set. The module requests the number of bytes equal to the one used for the memory bus interface at a time, which is usually 4 or 8 bytes. If `SUPPORT_VARIABLE_BURST_LENGTH` has been set, however, the `as_memreader` performs a burst access for equal to the remaining number of bytes.

The `as_memreader` module does not perform any kind of error handling (see Chapter 5.2). Since the module is designed to actively "pull" data, a `SYNC_ERROR` due to lost data cannot occur. Additionally, the `as_memreader` is not able to determine whether its received data posses a valid value and therefore does not generate a `DATA_ERROR` either.

Instead of directly utilizing a memory bus master, the `as_memreader` module can also be connected to an *as_arbiter* for mapping multiple *ASTERICS* memory modules to a single memory bus master. The `as_memreader` requests a bus access by setting the port `mem_req` to "1" and subsequently for the same value appearing at its `mem_req_ack` port. The latter port has to be bound to "1" (high), if no *as_arbiter* is used.

Optionally, the `as_memreader` generates a high level ("1") at its `interrupt_out` port when it finishes its configured data transfer operation, i.e. all *sections* have been read from memory. Therefor, the pre-synthesis parameters `SUPPORT_INTERRUPTS` and `SUPPORT_DONE_IRQ_SOURCE` have to be set to "true". The signal is active for a single clock cycle and can be used for generating a hardware interrupt for the processor, by using one of the available interrupt lines.

7.2.1.6. Module Driver

In order to set up data transfers from software, a module driver, namely `as_reader_writer`, is provided for the `as_memreader`. This driver is implemented in C and comprises a header and a source file. Within the module driver, a number of macros are defined for calculating the offset of the hardware registers and their bit indices. These macros can be used for interfacing the hardware registers of the `as_memreader` manually. Alternatively, the functions of the module driver can be used. The provided functions enable to utilize the functionality of the module without having to look up the appropriate macros. Internally, the *ASTERICS Support Library* is used for performing the actual accesses to hardware.

7.2.1.7. Application Notes

For common applications using `as_memreader` module, the default settings for most of its pre-synthesis parameters can be used. The only exception is `DOUT_WIDTH` and `MEMORY_DATA_WIDTH` which may be adjusted to 64 bit. The following Listing 7.1 shows how the `as_memreader` module is usually set up for a bare-metal application. For using the module with an operating system, the device driver of the *ASTERICS* framework has to be used (see Chapter 4.5). As a first step, the registers of the module are set by using

the function `as_reader_writer_init()`. It takes two arguments, the start address of the module, which is defined in *as_hardware.h*, and a pointer to the configuration structure `as_reader_writer_config_t` defined in the header file of the module driver. By allocating a structure of this type, the corresponding data fields can be set in advance, to configure the module at once. If a NULL pointer is provided to `as_reader_writer_init()`, the default values defined in the header file are used, which covers most applications. The function also resets the hardware module. The *section address* and *section size* have to be manually configured by the user by using `as_reader_writer_set_section_addr()` and `as_reader_writer_set_section_size()` respectively. A default *section size* is set by `as_reader_writer_init()`, however, the value is likely to differ from what is required by the user. Lastly, `as_reader_writer_set_go()` starts the operation. For some applications it may be required to check whether the module has completed its operation by using `as_reader_writer_is_done()`. The given example shows an active status polling of the device, but different methods may also be used.

```

1
2      /* Define a section size; here: the resolution of an image in
3         byte */
4      #define IMAGE_RES                640*480
5
6      /* Allocate a memory area */
7      void *image_address = as_malloc(IMAGE_RES);
8
9
10     /***** Setting up the as_memreader module *****/
11
12     /* Sets default values for burst length, etc. */
13     as_reader_writer_init(AS_MODULE_BASEADDR_MEMREADER_0, NULL);
14
15     /* Set the start address, where the as_memreader is supposed to
16        read from */
17     as_reader_writer_set_section_addr( \
18         AS_MODULE_BASEADDR_MEMREADER_0, \
19         (uint32_t*) image_address);
20
21     /* Set the number of bytes to be read */
22     as_reader_writer_set_section_size( \
23         AS_MODULE_BASEADDR_MEMREADER_0, IMAGE_RES)
24
25
26     /***** Data transfer *****/
27
28     /* Start the as_memreader */
29     as_reader_writer_set_go(AS_MODULE_BASEADDR_MEMREADER_0);
30
31     /* Wait until the as_memreader has completed the section */
32     while(!as_reader_writer_is_done( \
33         AS_MODULE_BASEADDR_MEMREADER_0)) {
34         /* Do nothing */
35     }
36
37

```

Listing 7.1: Using the `as_memreader` module.

7.2.2. `as_memwriter`

by Alexander Zoellner

7.2.2.1. Brief Description

The `as_memwriter` is a hardware module for efficiently transferring data from the FPGA to main memory. The module utilizes an `as_stream` interface to programmable logic and a bus master interface to memory. It transfers chunks of data, so called *sections*, by using burst accesses whenever possible. *Sections* are defined by a start address and size. Multiple *sections* are also supported, which may include a constant offset (i.e. the difference between the start address of two consecutive *sections*) in between, allowing to write rectangular sub-images or complying to a certain data layout. In order to decrease the amount of time spent idle, the following *section* can be programmed during an ongoing operation by overwriting the hardware registers of the `as_memwriter` and setting its `go` flag again. The module proceeds with the next data transfer after the current *section* has been completed, i.e. all data has been written. The module provides a register for tracking the progress of the current *section*, which holds the next address the module is going to read from. Additionally, the `as_memwriter` supports organizing data in *data units*, which is a logically grouped number of bytes. A counter, readable by software, is used for tracking the number of *data units*, which have been transferred to memory. This can be used for counting frames, image lines or any arbitrary data sets.

7.2.2.2. Architecture

Figure 7.2 shows the architecture of the `as_memwriter` module in simplified form to emphasize the main parts of the module, which are required for performing data transfers. The `as_memwriter` obtains its data via a hardware module, using the `as_stream` interface (see Chapter 5.3). The incoming data is intermediately stored in a *FIFO Buffer*, in order to aggregate a certain number of bytes for performing more efficient data transfers towards memory, using *bursts*. Further, data loss is prevented in this manner, if access to the memory bus cannot be obtained right away. If the *FIFO Buffer* reaches its limit, the `as_memwriter` requests the preceding module to suspend any further data transfers to its `as_stream` interface. The `as_memwriter` utilizes a *Master Interface* for transferring data to memory. This interface comprises only signals which are required for configuring the access to memory, such as the number of bytes to be transferred or when to start a data transfer. The actual memory bus access is performed by a *Bus Translation* module, which is connected to the memory bus interface and the `as_memwriter`. Occasionally, the user may not require the data of the image processing chain, which results in the `as_memwriter` to not transfer any data to memory. In this case, the *Enable Logic* is used to discard any following data at the `as_stream` interface, to prevent the *FIFO Buffer* from overflowing. Thus, the `as_memwriter` does not have to request the preceding module to suspend its data transfers, since other parts of the processing chain may depend on the data (e.g. the `as_memwriter` is only used to store intermediate results for control purposes). For regular operation, the *Enable Logic* merely forwards the data to the *FIFO Buffer*.

For configuring the `as_memwriter`, a *Register Interface* is utilized, which are associated with a number of hardware registers. These registers can be accessed by hardware and software alike, for exchanging control and status information. The control information are

provided by software via the *Register Interface* to affect the behavior of the `as_memwriter`. For this reason, the appropriate hardware registers are connected to the *Enable Logic* to choose whether the `as_memwriter` is expected to discard data at its `as_stream` interface. The *Memory State Machine* is the central part of the module and is responsible for setting up data transfers, according to the settings of the software within the hardware registers. It also affects the *Enable Logic* under certain conditions.

During an ongoing operation, certain information must not be changed, in order for the `as_memwriter` module to operate correctly. For this reason, information regarding the specifics of the operation, such as number of *sections* or its size, have to be kept stable. This is accomplished by copying critical information to *Shadow Registers* at the start of an operation, which is determined by the *Memory State Machine*. As a side effect, this allows the software to replace the associated hardware registers during an ongoing operation, which is used for queuing the subsequent operation for transferring data. The *Address Generator* calculates the address required for the individual memory accesses as well as the number of bytes to be transferred. The required information are obtained from the *Shadow Registers*. Towards software, the address used for the next data transfer is published to software via the *Register Interface*.

Optionally, the *Data Unit Complete Logic* can be added to the `as_memwriter` if `SUPPORT_DATA_UNIT_COMPLETE` has been set. It is used for tracking the number of *data units* which have been transferred to memory. This number as well as the end address of the last *data unit* is published to software using the *Register Interface*. For certain configurations, the *Data Unit Complete Logic* also affects the *Enable Logic*.




Figure 7.2.: Architecture of the `as_memwriter` module

7.2.2.3. Pre-Synthesis Options

Name	Range	Description
REGISTER_BIT_WIDTH	Positive integer value	Bit width for the slave registers used by this module (usually 32 bit).
DOUT_WIDTH	Positive integer value	Bit width of the data port of this module. Currently uses the same bit width as the memory bus interface (usually 32 or 64 bit).
MEMORY_DATA_WIDTH	Positive integer value	Bit width of the data port to memory. Depends on the setting of the memory bus (usually 32 or 64 bit).
MEM_ADDRESS_BIT_WIDTH	Positive integer value	Bit width of the address port of the memory bus. Depends on the memory bus interface (usually 32 bit).
BURST_LENGTH_BIT_WIDTH	Positive integer value	Bit width of the memory bus to configure the burst size (currently 12 bits).
MAX_PLATFORM_BURST_LENGTH	Positive integer value	Highest possible burst length support by the memory bus in bytes (currently: 256).
FIFO_NUMBER_OF_BURSTS	Positive integer value	Minimum size of the internal data fifo. The actual size is to the power of 2 required for fitting the chosen size.
SUPPORT_MULTIPLE_SECTIONS	Boolean	Enables regular address jumps for reading data from memory.
SUPPORT_INTERRUPTS	Boolean	Allows the module to generate interrupt events.

SUPPORT_DONE_IRQ_SOURCE	Boolean	Module generates an interrupt event at the end of a <i>section</i> . SUPPORT_INTERRUPTS has to be enabled.
SUPPORT_DUC_IRQ_SOURCE	Boolean	Module generates an interrupt event at the end of a data unit. SUPPORT_INTERRUPTS has to be enabled. SUPPORT_DATA_UNIT_COMPLETE has to be enabled.
SUPPORT_DATA_UNIT_COMPLETE	Boolean	Module generates an interrupt event at the end of a data unit. SUPPORT_INTERRUPTS has to be enabled.
UNIT_COUNTER_WIDTH	Positive integer value	Bit width of the register for storing the number of data units.

7.2.2.4. Register Space

Name	Relative Address	Width	Description
state/control	0x0	32	Status information of the <code>as_memwriter</code> and controlling the operation of the module. The lower half of the register is used for status information, the upper half for configuration.
section addr	0x4	32	Memory address at which the module starts to read data from.
section offset	0x8	32	Address offset in byte for regular address jumps. The offset is the distance between the start addresses of two consecutive <i>sections</i> .

section size	0xC	32	Size of a <i>section</i> in byte to be read from memory. The size has to be a multiple of the configured data bus width in byte.
section count	0x10	32	Number of <i>sections</i> . If <code>SUPPORT_MULTIPLE_SECTIONS</code> is not set, this register is ignored and a single <i>section</i> is assumed. Otherwise, an address jump is performed between two consecutive <i>sections</i> .
max burst length	0x14	32	Number of bytes to be requested for a single memory bus access. It has to be a multiple of <code>MEMORY_DATA_WIDTH</code> and must not exceed <code>MAX_PLATFORM_BURST_LENGTH</code> .
current hw addr	0x18	32	Contains the next memory address the module is going to read from. If the <code>as_memwriter</code> is not programmed this address is 0x0. For multiple <i>sections</i> , it points to the last <i>section</i> start address + offset after the last <i>section</i> has been served.
last data unit complete addr	0x1C	32	Following address after a data unit has been written to memory. <code>SUPPORT_DATA_UNIT_COMPLETE</code> has to be set. Otherwise the value of this register is always 0x0.
current unit count	0x20	32	Number of transferred data units to memory. <code>SUPPORT_DATA_UNIT_COMPLETE</code> has to be set. Otherwise the value of this register is always 0x0. The actual number of utilized bits of this register depend on the setting of <code>UNIT_COUNTER_WIDTH</code> , up to 32.

Table 7.11.: Register overview of the `as_memwriter` module.

Field Name	Bit Index	Type	Reset Value	Description
------------	-----------	------	-------------	-------------

flush data	23	wo	0x0	If set, the <code>as_memwriter</code> to transfer all currently buffered data to memory.
disable on no go	22	wo	0x0	If set, the <code>as_memwriter</code> to reject data at its input port after finishing its current operation and the next one has not been set up (i.e. there is no pending go).
single shot	21	wo	0x0	If set, the <code>as_memwriter</code> only transfers a single <i>data unit</i> before it continuous to reject incoming data.
enable on data unit complete	20	wo	0x0	If set, the <code>as_memwriter</code> starts accepting data at its input port after receiving a signal at its <code>data_unit_complete_in</code> port.
disable	19	wo	0x0	If set, the <code>as_memwriter</code> rejects all incoming data.
enable	18	wo	0x0	If set, the <code>as_memwriter</code> accepts incoming data.
go	17	wo	0x0	If set, the <code>as_memwriter</code> starts transferring data to memory.
reset	16	wo	0x0	Resets the module and clears all remaining data in the <i>FIFO Buffer</i> .
set enable	6	ro	0x0	If set, the <code>as_memwriter</code> currently accepts incoming data.
pending go	5	ro	0x0	If set, the next data transfer has already been programmed.

flushable data	4	ro	0x0	If set, there is currently data in the <i>FIFO Buffer</i> , which can be flushed.
sync error	3	ro	0x0	If set, data has been lost due to the preceding modules ignoring the STALL signal and the <i>FIFO Buffer</i> being full.
busy	1	ro	0x0	The <code>as_memwriter</code> is currently operating.
ready	0	ro	0x0	The <code>as_memwriter</code> is currently idle.

Table 7.12.: Bit field overview of the combined `state/control` register of the `as_memwriter`.

Field Name	Bit Index	Type	Reset Value	Description
section address	31:0	wo	0x0	Start address for reading data from memory.

Table 7.13.: Bit field overview of the `section_addr` register of the `as_memwriter`.

Field Name	Bit Index	Type	Reset Value	Description
section offset	31:0	wo	0x0	The offset is the distance between two start addresses in byte.

Table 7.14.: Bit field overview of the `section_offset` register of the `as_memwriter`.

Field Name	Bit Index	Type	Reset Value	Description
section size	31:0	wo	0x0	Size of a section in byte to be read from memory.

Table 7.15.: Bit field overview of the `section_size` register of the `as_memwriter`.

Field Name	Bit Index	Type	Reset Value	Description
section count	31:0	wo	0x0	Number of sections.

Table 7.16.: Bit field overview of the `section count` register of the `as_memwriter`.

Field Name	Bit Index	Type	Reset Value	Description
<code>max burst length</code>	31:0	wo	0x0	Number of bytes to be requested for a single memory bus access.

Table 7.17.: Bit field overview of the `max burst length` register of the `as_memwriter`.

Field Name	Bit Index	Type	Reset Value	Description
<code>current hw addr</code>	31:0	ro	0x0	Next address the <code>as_memwriter</code> is going to write to.

Table 7.18.: Bit field overview of the `current hw addr` register of the `as_memwriter`.

Field Name	Bit Index	Type	Reset Value	Description
<code>reg last data unit complete addr</code>	31:0	ro	0x0	Following address after the last <i>data unit</i> . <code>SUPPORT_DATA_UNIT_COMPLETE</code> has to be set.

Table 7.19.: Bit field overview of the `reg last data unit complete addr` register of the `as_memwriter`.

Field Name	Bit Index	Type	Reset Value	Description
<code>current unit count</code>	31:0	ro	0x0	Number of <i>data units</i> which have been written to memory. <code>SUPPORT_DATA_UNIT_COMPLETE</code> has to be set.

Table 7.20.: Bit field overview of the `current unit count` register of the `as_memwriter`.

7.2.2.5. Behavior

The bit fields of the `control` and `state` registers are also represented internally within the module by signals with the same name. When referring to the bit field, the name is written in lower case and in upper case for the signal. Flags refer to the bit fields.

When the module receives a reset request, either by using the hardware port or the `reset` field of the `control` register, ongoing bus accesses are terminated and all inter-

nally stored configuration settings are cleared after a single clock cycle. Additionally, the module requests to clear the `go`, `enable`, `disable` and `reset` field. The configuration registers towards software are left as is. Simultaneously, the data in the *FIFO Buffer* is discarded and the *Address Generator* is reset. Further, the *Enable Logic* is instructed to discard all incoming data at the `as_stream` interface. The reset persists only for one clock cycle if it has been requested by software, otherwise up to the point it is lifted by hardware. During the reset, neither of the modules' status flags is set. After the reset has been lifted, the `as_memwriter` assumes its idle state.

In the modules' idle state, the `ready` flag is set, the `busy` flag is unset and the configuration registers are continuously copied into internal *Shadow Registers*. Upon receiving the `GO` signal, the current configuration is used for setting up data transfers after one clock cycle. Further, the `ready` flag is unset and the `busy` flag is set instead, which is kept throughout the whole operation. The `as_memwriter` requests the slave logic to clear the `go` bit field and starts setting up data transfer using the *Master Interface*, as soon as enough data is aggregated in the *FIFO Buffer*. The required number of bytes for the data transfer as well as the type of transfer (single-beat or burst) is determined by the *Address Generator*. The `as_memwriter` uses the setting of the *Address Generator*, except a *flush* request occurs. During operation, the configuration registers at the *Register Interface* can be overwritten and the `go` bit field set again, to seamlessly queue the next data transfer. If the `go` flag was set in this manner, the module sets its `PENDING GO` signal. Since the `as_memwriter` copies the configuration only at the start, it would be possible to change the configuration for the following transfer after having already set the `go` field again. However, it is strongly recommended to configure the data transfer before queuing the next transmission. If `disable on no go` field of the `control` register has been set and the `GO` signal is not present at the time the `as_memwriter` finishes its operation, it requests the *Enable Logic* to discard incoming data. Further, the *FIFO Buffer* is reset. Subsequently, the `as_memwriter` returns to its idle state. Otherwise, the module sets its `ready` flag before returning to its idle state. Here, the `busy` and `ready` flag are set simultaneously for a single clock cycle, which is exclusively used if another hardware module interfaces the `as_memwriter` instead of software. This is mainly for backwards compatibility and may be subject to change in the future. If the next `GO` has already been set when entering the idle state, the module proceeds in the aforementioned manner without delay. The `PENDING GO` (since `GO` is unset) is unset again.

The in- and output side of the `as_memwriter` are decoupled from each other. At its output side, data can be written to memory as long as there is remaining data within the *FIFO Buffer*. The data output is started once the `as_memwriter` has been programmed and the `GO` signal has been set. However, in order to accept data at its input side, the *Enable Logic* has to set the internal `ENABLE` signal. This signal is combined with the `STROBE` signal, using an "AND" operation. The setting of the `ENABLE` signal can be influenced directly and indirectly by software using the appropriate fields of the `control` register. The `ENABLE` signal can be set and unset directly using the `enable` and `disable` field of the `control` register, respectively. These fields affect the setting of the `ENABLE` signal directly after a single clock cycle. If both fields are set simultaneously, the `disable` is dominant. The `ENABLE` signal can be set for or after the `go` field has been set. The user is responsible for preventing data loss manually when using the aforementioned fields directly during the operation of the `as_memwriter`. On the other hand, the `disable on no go` field can be used for or during the operation of the module to unset the `ENABLE`

signal indirectly. The *Memory State Machine* of the `as_memwriter` evaluates this field upon finishing its operation. If `disable on no go` is set and `PENDING GO` is not set, the `ENABLE` signal is unset. If a `PENDING GO` is present, `disable on no go` takes no effect but is evaluated again for subsequent operations. If the *Data Unit Complete Logic* is active by having set the `SUPPORT_DATA_UNIT_COMPLETE` pre-synthesis parameter, additional options for influencing the *Enable Logic* are available. For setting the `ENABLE` signal, the `enable on data unit complete` field is used. The *Data Unit Complete Logic* of the `as_memwriter` sets the `ENABLE` signal on its own, when it receives the next `DATA UNIT COMPLETE` signal at its `data_unit_complete_in` port. This can be used to synchronize the `as_memwriter` with a continuous data stream. In order to operate correctly, the `ENABLE` signal has to be unset before using the `enable on data unit complete` field and the *FIFO Buffer* is expected to not hold any data at this point. The `single shot` field can be used in combination with `enable on data unit complete` to have the `as_memwriter` automatically unset the `ENABLE` signal after receiving a subsequent `DATA UNIT COMPLETE` signal. If the `ENABLE` has been unset in this way, a snapshot is taken of the current fill-level of the *FIFO Buffer*. The *Data Unit Complete Logic* triggers an internal *flush* process for transferring all remaining data of the *data unit* to memory. The snapshot is used for determining the required number of bytes to be transferred. After the completion of this task, the *Memory State Machine* and *FIFO Buffer* are reset.

The `as_memwriter` module is a *stall-generating* module (see Chapter 5.3.4). The module sets the signal for its `stall_out` port to high if either its *FIFO Buffer* is about to be full or during a *flush* process. For the former occasion, the signal is set if the *FIFO Buffer* has only one remaining free data entry. This guarantees that at least one additional data set is accepted after raising the `STALL` signal. The `STALL` is lifted as soon as there are two free entries within the *FIFO Buffer*. During a *flush* process, the `as_memwriter` also sets its `STALL` signal for as long as the operation is carried out. The *flush* ends with either the *FIFO Buffer* being empty or in case the next operation has not been programmed if the *flush* exceeds the currently programmed *sections*.

The `as_memwriter` module organizes its data transfers in one or more *sections*, where each one is a physically continuous chunk of data in memory. If more than one *section* is required, the configuration option `SUPPORT_MULTIPLE_SECTIONS` has to be set at synthesis time. The register *Section Address* defines the memory address of the first *section*, whereas *Section Offset* is used for the following ones. The latter is the difference of the start addresses of two consecutive sections. For example, if the first *section* starts at the hexadecimal address "0x2000" and the following one at "0x5000", an offset of "0x3000" has to be configured. The third *section* would start at address "0x8000". The number of *sections* are chosen by writing a number greater 1 to the register *Section Count*. The size of a single *section* is configured by using *Section Size*. When using more than one *section*, the configured size should not exceed the offset, since it would result in partially overwriting the preceding *section* with the following one. If the value of *Section Size* is less than *Section Offset*, the difference between two *sections* is skipped. Assuming the above example with a size of "0x2200", the address range from "0x4200" to "0x4fff" is skipped and therefore not read from memory. This method can be used for writing a sub-image to memory or complying to a certain data layout. If `SUPPORT_MULTIPLE_SECTIONS` is not set, *Section Offset* and *Section Count* are ignored and a single *section* is assumed.

After starting the operation of the `as_memwriter` for the first time by setting the `GO` signal, the module continuously provides the current physical memory address of the *Address*

Generator to the software. This address is the one used for the next memory access but might not have been processed yet. It is stored within the hardware register `current_hw_addr`. At the end of the operation of the `as_memwriter`, the address within this register points at the first address following the current *section* if `SUPPORT_MULTIPLE_SECTIONS` has been set to "false". Otherwise, it points at the start address of the following *section*, although it is not used. This is due to the fact, that the address is incremented by the *offset* after each *section*, where the last one is not handled separately. The address is only updated during the operation of the `as_memwriter` and therefore is also not cleared once it has finished its operation. However, performing a *reset* on the module, either by hardware or software, clears the register.

When the `SUPPORT_DATA_UNIT_COMPLETE` parameter is set, the `as_memwriter` counts the number of *data units* which have been transferred to memory. Each time a `DATA UNIT COMPLETE` signal is received, a snapshot of the current fill-level of the *FIFO Buffer* is taken, to determine the remaining data associated with the last *data unit*. After having transferred the data to memory, the `current unit counter` register is updated, by incrementing its value by one.

Similarly, the `last data unit complete addr` is also updated by writing the following address of the *data unit* to it. As an example, if the start address of the *data unit* is "0x0000" and its size is "0xff", the resulting address within the `last data unit complete addr` register is "0x0100", because it is the next following address of the *data unit*.

Since the `as_memwriter` receives data from another hardware module, it comprises a `SYNC_ERROR` signal (see Chapter 5.2). This signal is set when data is lost at the `as_memwriter`, due to receiving data despite its *FIFO Buffer* being full. It is propagated to hardware using the `sync_error_out` port. The software can also check if this signal is set, by reading the `sync_error` field of the `status` register. Once the `sync_error` is set, it persists until the `as_memwriter` is reset.

Instead of directly utilizing a memory bus master, the `as_memwriter` module can also be connected to an *as_arbiter* for mapping multiple *ASTERICS* memory modules to a single memory bus master. The `as_memwriter` requests a bus access by setting the port `mem_req` to "1" and subsequently for the same value appearing at its `mem_req_ack` port. The latter port has to be bound to "1" (high), if no *as_arbiter* is used.

Optionally, the `as_memwriter` generates a high level ("1") at its `interrupt_out` port when it finishes its configured data transfer operation, i.e. all *sections* have been read from memory. Therefore, the pre-synthesis parameters `SUPPORT_INTERRUPTS` and `SUPPORT_DONE_IRQ_SOURCE` have to be set to "true". If `SUPPORT_DATA_UNIT_COMPLETE` is set, the `SUPPORT_DUC_IRQ_SOURCE` parameter can be set to generate an interrupt event after writing a *data unit* to memory. The signals for the `interrupt_out` port are active for a single clock cycle and can be used for generating a hardware interrupt for the processor, by using one of the available interrupt lines.

The `as_memwriter` offers a *flush* mechanic to force writing all intermediately stored data within the *FIFO Buffer* to memory. This process can either be triggered externally by hardware using the `flush_in` port or by software using the `flush_data` field of the `control` register. The former is one of the common module signals (see Chapter 5.2), whereas the latter is part of the *Register Interface*. Either signal is expected to hold a "high" ("1") for a single clock cycle but it is also valid to extend this signal to multiple clock cycles. When the `as_memwriter` receives a *flush* request by software, it signals the

module connected to its *Register Interface* to unset the corresponding field of the `control` register. Towards hardware, no such signal is used. After one clock cycle, the *flush* request is adopted by the `as_memwriter`. The module sets its `STALL` signal and starts transferring data to memory, as soon as the `as_memwriter` is in its operation mode, i.e. the `GO` signal has been set. The `as_memwriter` concludes its *flush* process, if either its *FIFO Buffer* is empty or the `DONE` signal is set internally and there is no `PENDING GO`, i.e. the *idle* state is assumed and the next operation has not been set up. Thus, if the `as_memwriter` is not executing an operation, i.e. `go` has not been set, the *flush* is concluded immediately, without setting the `STALL` signal at all. If the amount of data within the *FIFO Buffer* exceeds the remaining amount of the currently configured *sections*, the `PENDING GO` signal is checked. Similar to the double buffering scheme for queuing operations (`PENDING GO`), the *flush* process can also be queued across operations. If the `PENDING GO` is absent at the end of the operation, the *flush* process has to be triggered anew. This scheme prevents the `STALL` signal of the `as_memwriter` to be set for an extended period of time, due to not setting up the following operation right away. Further, the source of the *flush* request (hardware or software) is not required to check the current status of the `as_memwriter`, whether further action is required. The `as_memwriter` uses the setting of the *Address Generator* for determining whether *burst* data transfers are to be used, as long as the amount of data within the *FIFO Buffer* permits it. Otherwise a maximum of $\text{max_burst_length} * 2 - 2$ *single-beat* transfers are used. This is the worst-case scenario, which occurs if the *flush* process involves two data transfer operations, where the first one has to be concluded first before executing the second one. Usually, the expected number of *single-beat* transfers is less than half of the worst-case assumption.

7.2.2.6. Module Drivers

In order to set up data transfers from software, a module driver, namely `as_reader_writer`, is provided for the `as_memwriter`. This driver is implemented in *C* and comprises a header and a source file. Within the module driver, a number of macros are defined for calculating the offset of the hardware registers and their bit indices. These macros can be used for interfacing the hardware registers of the `as_memwriter` manually. Alternatively, the functions of the module driver can be used. The provided functions enable to utilize the functionality of the module without having to look up the appropriate macros. Internally, the *ASTERICS Support Library* is used for performing the actual accesses to hardware.

7.2.2.7. Application Notes

For common applications using `as_memreader` module, the default settings for most of its pre-synthesis parameters can be used. The only exception is `DOUT_WIDTH` and `MEMORY_DATA_WIDTH` which may be adjusted to 64 bit. The following Listing 7.2 shows how the `as_memwriter` module is usually set up for a bare-metal application. For using the module with an operating system, the device driver of the *ASTERICS* framework has to be used (see Chapter 4.5). As a first step, the registers of the module are set by using the function `as_reader_writer_init()`. It takes two arguments, the start address of the module, which is defined in *as_hardware.h*, and a pointer to the configuration structure `as_reader_writer_config_t` defined in the header file of the module driver. By allocating a structure of this type, the corresponding data fields can be set in advance, to configure

the module at once. If a NULL pointer is provided to `as_reader_writer_init()`, the default values defined in the header file are used, which covers most applications. The function also resets the hardware module. The *section address* and *section size* have to be manually configured by the user by using `as_reader_writer_set_section_addr()` and `as_reader_writer_set_section_size()` respectively. A default *section size* is set by `as_reader_writer_init()`, however, the value is likely to differ from what is required by the user. Lastly, `as_reader_writer_set_go()` starts the operation and `as_writer_set_enable()` allows the *FIFO Buffer* to accept data. Either sequence for setting the *go* and *enable* field can be chosen. For some applications it may be required to check whether the module has completed its operation by using `as_reader_writer_is_done()`. The given example shows an active status polling of the device, but different methods may also be used.

```

1  /* Define a section size; here: the resolution of an image in byte */
2  #define IMAGE_RES          640*480
3
4
5  /* Allocate a memory area */
6  void *image_address = as_malloc(IMAGE_RES);
7
8
9  /***** Setting up the as_memwriter module *****/
10
11 /* Sets default values for burst length, etc. */
12 as_reader_writer_init(AS_MODULE_BASEADDR_MEMWRITER_0, NULL);
13
14 /* Set the start address, where the as_memreader is supposed to read from */
15 as_reader_writer_set_section_addr( \
16     AS_MODULE_BASEADDR_MEMWRITER_0, (uint32_t*) image_address);
17
18 /* Set the number of bytes to be read */
19 as_reader_writer_set_section_size( \
20     AS_MODULE_BASEADDR_MEMWRITER_0, IMAGE_RES)
21
22
23 /***** Data transfer *****/
24
25 /* Start the as_memreader */
26 as_reader_writer_set_go(AS_MODULE_BASEADDR_MEMWRITER_0);
27
28 /* Enable input to FIFO Buffer */
29 as_writer_set_enable(AS_MODULE_BASEADDR_MEMWRITER_0);
30
31 /* Wait until the as_memreader has completed the section */
32 while(!as_reader_writer_is_done(AS_MODULE_BASEADDR_MEMWRITER_0)) {
33     /* Do nothing */
34 }
35
36 /* Disable input to FIFO Buffer */
37 as_writer_set_disable(AS_MODULE_BASEADDR_MEMWRITER_0);
38
39

```

Listing 7.2: Using the `as_memwriter` module for a single *section*.

Listing 7.3 shows the how the `as_memwriter` is configured for the *single shot* mode to

transfer exactly one *data unit* to memory. The aforementioned setup has been also used for this application. Contrary to the regular operation mode, the `enable` field is not set, since the `ENABLE` signal is set implicitly. Rather, the input of the *FIFO Buffer* is activated automatically by the `as_memwriter` upon receiving a "1" at its `data_unit_complete_in` port. For this reason, the `enable` on `data unit complete` register field is set, using the corresponding function. The `single shot` field is used by the `as_memwriter` to unset its `ENABLE` signal, once the following `DATA UNIT COMPLETE` signal has been received. The `as_memwriter` clears the `enable` on `data unit complete` and `single shot control` register field at the end of the *data unit*. Further, the *Memory State Machine* is reset, which terminates the current and pending operations.

Any sequence for setting the three required bit fields for the *single shot* mode may be chosen.

```

1  /***** Setting up the as_memwriter module *****/
2
3  /* ... */
4
5
6
7  /***** Data transfer *****/
8
9  /* Start the as_memreader */
10 as_reader_writer_set_go(AS_MODULE_BASEADDR_MEMWRITER_0);
11
12 /* Activate single shot mode */
13 as_writer_set_single_shot(AS_MODULE_BASEADDR_MEMWRITER_0);
14
15 /* Automatically activate FIFO Buffer input */
16 as_writer_set_enable_on_data_unit_complete( \
17     AS_MODULE_BASEADDR_MEMWRITER_0);
18
19 /* Wait until the as_memreader has completed the section */
20 while(!as_reader_writer_is_done( \
21     AS_MODULE_BASEADDR_MEMWRITER_0)) {
22     /* Do nothing */
23 }
24
25

```

Listing 7.3: Using *single shot* mode of the `as_memwriter` module.

7.3. `as_memio`

by Alexander Zöllner

7.3.1. Brief Description

The `as_memio` module offers a way for conveniently transferring data between the *ASTERICS* -based processing chain on hardware and the application software of the user. Unlike most modules of the *ASTERICS* framework, `as_memio` (memory input/output) is a pure software module and therefore does not provide a hardware counterpart

on its own. Rather, it utilizes the memory modules (`as_memreader/as_memwriter`) implemented in hardware and their corresponding drivers. Towards the user application software, POSIX-like interfaces are provided, which comprise the commonly utilized file operations, most users are familiar with from operating systems. The `as_memio` module has been designed for being operable with bare-metal applications as well as for being seamlessly integrated in a device driver for an operating system.

7.3.2. Architecture

Figure 7.3 shows the main components of the `as_memio` module and its relation to other hardware and software parts of *ASTERICS*. The module consists of a *Ring Buffer* for intermediately storing the data to be transferred. This buffer is a chunk of memory which has a physically concurrent address space. The data source writes to the *Ring Buffer* in a linear manner. When the end of the buffer is reached, it starts at the beginning of the buffer again. The data sink reads from the *Ring Buffer* in a similar manner. The *Memio File* represents a specific instance of the `as_memio` module, which is associated with a single memory module. The *Memory Module Settings* part of the *Memio File* contains the static configuration for the memory module, such as the burst length to be used (see Chapter 7.2.1/7.2.2). The *Buffer Handler* is responsible for managing accesses to the *Ring Buffer* to prevent buffer over- and underflows. Further, the dynamic configuration for the memory module is performed by this part. Status information of the memory module are used to take appropriate actions within the *Buffer Handler*. The `as_memio` module utilizes the `as_reader_writer` module driver for accessing the hardware memory module. Appropriate functions of the driver are chosen depending on the type of the associated memory module. Towards software, a range of interfaces are presented for conveniently transferring data between hardware and software. A new *Memio File* along with its associated *Ring Buffer* is created by using *open* and destroyed by *close*. Since a given instance of `as_memio` possesses only one *Ring Buffer*, it can manage either a `as_memreader` or `as_memwriter` module. The presented figure shows an instance of `as_memio` utilizing a `as_memwriter`. The `as_memwriter` is the data source and writes its data to the *Ring Buffer*. The *read* interface is used by the *application* software for obtaining the data of the hardware. The *Buffer Handler* copies the requested data from the *Ring Buffer* to the *User Buffer*. In this case, the *write* interface is not available. When using a `as_memreader`, the data flow is inversed and the *read* interface becomes unavailable for the `as_memio` instance. Here, data is copied from the *User Buffer* to the *Ring Buffer*.

The *hw update* interface is used for explicitly triggering the *Buffer Handler* to prevent data from being "stuck" within the *Ring Buffer*. The parameters required for the `as_memio` interfaces along with their behavior are presented in more detail in Chapter 7.3.4.

7.3.3. Compile-Time Options

Name	Range	Description
------	-------	-------------

AS_MEMIO_DEFAULT_INTERFACE_WIDTH	Positive integer value	Sets the default bit width for ALL (!) memory module bus interfaces (usually 32 or 64 bit). This parameter is likely to be dropped in a future version of <code>as_memio</code> .
AS_MEMIO_DEFAULT_MAX_BURST_LENGTH	Positive integer value	Sets the default burst length in byte for ALL (!) memory modules (usually 256). This parameter is likely to be dropped in a future version of <code>as_memio</code> .
AS_MEMIO_DEFAULT_HW_TRANSFER_SIZE	Positive integer value	Sets the default <i>transfer size</i> in byte for ALL (!) <code>as_memio</code> modules. The <i>transfer size</i> is the minimum <i>section size</i> to be configured for the <code>as_memwriter</code> . Prevents data loss at the <i>FIFO Buffer</i> which may occur due to too small <i>sections</i> .
AS_MEMIO_DEFAULT_FIFO_BUFFER_SIZE	Positive integer value	Sets the default <i>Ring Buffer</i> size in byte for ALL (!) <code>as_memio</code> modules. Increasing the size allows the memory module to transfer more data for a single configuration.

7.3.3.1. Register Space

The module described does not contain any memory-mapped control or status registers, since it is a software module.

7.3.4. Behavior

In order to establish a connection between a memory module and `as_memio`, its *open* function has to be called, named `as_memio_open`. Here, the address of the memory module has to be provided, which is internally used for calls to the functions of the




Figure 7.3.: Architecture of the `as_memio` module and its software/hardware interaction

`as_reader_writer` driver. By providing the direction of the data flow via the `flags` parameter, either a `as_memreader` or `as_memwriter` is associated with the instance of `as_memio`. The `as_memio` module is not able to determine the module type based on the address of the memory module. Alternatively, a pointer to a configuration structure of the type `as_memio_config_t` can be provided to overwrite the default settings for this `as_memio` instance (see 7.3.3). If a NULL pointer is provided, the default settings are used instead. Within the `as_memio_open` function, the *Ring Buffer* and *Memio File* are allocated. Subsequently, the static settings of the associated memory module are initialized, such as the `max burst length`. Lastly, the memory module is reset and the pointer to the *Memio File* is returned to the user for referencing to this instance of `as_memio`, similar to a file pointer of the POSIX `open` function. The contents of the *Memio File* are hidden from the user.

The function `as_memio_read` is used for transferring data from hardware to software. Next to the *Memio File* pointer, a *User Buffer* and the desired number of bytes have to be provided. The requested number of bytes are copied to this buffer and therefore has to be of appropriate size. First, the `as_memio_read` function checks the current status of the `as_memwriter` module. The `current hw addr` is read, which determines the current location within the *Ring Buffer*, where the `as_memwriter` writes to. Additionally, if the `pending go` bit field of the `control` register is not set, the next *section* is programmed, as long as there is enough empty space within the *Ring Buffer*. All addresses up to `current`

`hw addr` have been served by the hardware module. The actual amount of data available in the *Ring Buffer* is determined by using this address in combination with the last address copied to a *User Buffer* for a previous call to `as_memio_read`. Figure 7.4 shows how the available data within the *Ring Buffer* is determined. The **current** `hw addr` is shown as *hw* and the following address after the last copy process to the *User Buffer* as *sw*. Both are represented within the *Buffer Handler* of `as_memio`. If the number of bytes in the *Ring Buffer* is not equal to the requested one, the smaller number of bytes is copied. The address of *sw* is increased for each copied byte to the *User Buffer* throughout the lifetime of the `as_memio` instance. If either *hw* or *sw* exceeds the upper boundary of the *Ring Buffer*, it is set to its start address again (bottom). The *Buffer Handler* prevents buffer over- and underflow due to one pointer overtaking the other. After completing `as_memio_read`, the actual number of copied bytes is returned to the caller and the *User Buffer* contains the data.




Figure 7.4.: Determining the available amount of data within the *Ring Buffer* for `as_memio_read`

The `as_memio_write` function operates in a similar way but data is copied from the *User Buffer* to the empty slots of the *Ring Buffer*. Figure 7.5 shows how the available addresses within the *Ring Buffer* are determined. Since a `as_memreader` is associated with this function it can only be configured once data is available in the *Ring Buffer*. Therefore, **current** `hw addr` is read after copying the data from the *User Buffer* as well as programming the next *section* in case the **pending go** field of the **control** register is not set. Although `as_memio` has been able to copy all data to the *Ring Buffer*, the actual data transfer may not yet be completed after `as_memio_write` returns.




Figure 7.5.: Determining the available amount of data within the *Ring Buffer* for `as_memio_write`

The `as_memio` module implicitly programs its associated memory module when calling either `as_memio_read` or `as_memio_write`. Although sufficient in most cases, explicitly

programming the memory module is required if the last data transfer between the *Ring Buffer* and *User Buffer* results in a boundary crossing by the hardware module. Since the memory modules only support a single *section* which has to consist of physically concurrent addresses, wrapping around the *Ring Buffer* requires programming the memory modules twice. This is shown in Figure 7.4 and 7.5 for "hw > sw", where the first *section* has to be programmed starting from *hw* up to the end of the *Ring Buffer* and the second on from the beginning. The second *section* can be programmed by using the `as_memio_hw_update` function. When the instance of `as_memio` is associated with a `as_memreader`, it prevents data from getting "stuck" in the *Ring Buffer* which could cause the image processing chain to wait indefinitely for data to arrive. For the `as_memwriter`, it prevents a potential overflow of its *FIFO Buffer* due to not being able to transfer the data to the *Ring Buffer*.

Although the `as_memwriter` is able to request the preceding hardware module to suspend data transfers when its *FIFO Buffer* is full, not all modules are able to suspend their transfers (e.g. camera). For this reason, the `as_memio` module uses a *transfer size* when programming the *section* size for the `as_memwriter` to cater for continuous data streams. The *transfer size* is the minimum number of bytes which have to be transferred by the `as_memwriter` to prevent overflows of its *FIFO Buffer* due to setting up a too small *section*. This is mainly relevant when the `as_memwriter` is about to cross the upper boundary of the *Ring Buffer* of the `as_memio` module. Since two *sections* have to be programmed when wrapping around the *Ring Buffer*, the first one has to be big enough to give the software time to program the second one. The *FIFO Buffer* of the `as_memwriter` must not overflow during this given time window. The *Ring Buffer* of `as_memio` has to be a multiple of the *transfer size*.

The call to `as_memio_close` deletes a no longer required instance of the `as_memio` module. Here, the associated memory module is reset and all acquired resources are returned. Since the *Memio File* no longer exists after this point, it can no longer be used.

All calls to the functions of the `as_memio` module are nonblocking and therefore return immediately even if the request could not be fulfilled. This may require to call `as_memio_read` or `as_memio_write` more than once to transfer the desired number of bytes.

7.3.5. Application Notes

Figure 7.4 shows the setup of the `as_memio` module using default settings.

```

1 |
2 |     #define IMAGE_RES          640*480
3 |     int n;
4 |
5 |     void *user_buffer = as_malloc(IMAGE_RES);
6 |
7 |     /***** Setting up as_memio *****/
8 |
9 |     struct as_memio_file_s *memio_read_fp = \
10 |         as_memio_open(AS_ADDR(AS_MODULE_BASEREG_MEMWRITER_0), \
11 |             NULL, O_WRONLY);
12 |
13 |
14 |     /***** Data transfer *****/
15 |

```

```

16 |     n = 0;
17 |
18 |     while(n < IMAGE_RES) {
19 |         n += as_memio_read(memio_read_fp, user_buffer+n, IMAGE_RES-n)
20 |     }
21 |
22 |

```

Listing 7.4: Using `as_memio` for transferring data from hardware to software

7.4. Converters and Adapters

7.4.1. `as_collect`

by Julian Sarcher, Alexander Zöllner

7.4.1.1. Brief Description

The collect module collects smaller data words (e.g. 8 bit wide) until a certain bit width is reached. As the desired bit width is reached, the collect module forwards the larger data word. An example usage for this module is collecting 8-bit gray scale pixels for 32 or 64 bit memory bus accesses.

7.4.1.2. Configuration Options

Name	Description	Range
DIN_WIDTH	Data width of DATA_IN	Power of two \wedge DIN_WIDTH < DOUT_WIDTH
DOUT_WIDTH	Data width of DATA_OUT	Power of two \wedge DOUT_WIDTH < DIN_WIDTH

7.4.1.3. Register Space

The module described does not contain any memory-mapped control or status registers.

7.4.1.4. Resource Utilization

DIN_WIDTH	DOUT_WIDTH	Slices	Block-RAM	DSP-Slices
8	64	26 (0.2%)	0 (0.0%)	(0.0%)

7.5. 2D Window Modules

- This section is currently under construction -

7.6. *i2c* Bus Master

by Philip Manke

This section describes the module `as_iic` in detail. `as_iic` implements a simple *i2c* master with relatively limited functionality.

7.6.1. General Overview of Features and Limitations

The entire module was developed with a mindset of keeping the hardware small and adding only the most important features. Its primary use-case is configuring the cameras that are used with *ASTERICS*.

Figure 7.6 gives a general overview of the ports of the module.




Figure 7.6.: Interfaces of the `as_iic` hardware module

The following features are supported:

- *standard* and *fast mode i2c*.
- Variable bus clock (configurable via software) of frequencies between 10 kHz to 1 MHz
- Clock stretching
- 7 bit addressing
- Multi-byte transactions

- Master-acknowledge

The modules limitations are:

- Only 8 bit addressing.
- No arbitration of any kind. Therefore, multi-master configurations are not supported.
- No faster modes of operation than Fast Mode.
- No interrupt support. The driver utilizes polling.
- No buffering of data. The driver has to transfer each byte sequentially.

10 bit addressing is possible with the current hardware, though it hasn't been implemented by the driver.

7.6.2. The Hardware

The hardware core consists of two state machines: one handles the generation of the bus clock (SCL) and the other controls the data signal (SDA) and the behaviour of the entire module.

7.6.2.1. The interfaces of `as_iic`

The `as_iic` module requires two 32 bit slave registers on an AXI-Slave bus. The first register is a combined status and control register, which also transfers the data received from the *i2c* slave. The second register is read-only for the `as_iic` hardware and is used to transfer the data to send to the *i2c* bus and for configuring the *i2c* bus clock frequency.

The status and control register is provided as three 16 bit registers for the status bits, the control bits and a special control-reset register respectively. The control-reset register allows the AXI-Bus to reset control bits by itself. If a bit in the control-reset register goes high, the respective bit in the control register is automatically set to low. Table 7.22 gives an overview of the registers of `as_iic`.

Register Name	Access	Offset	Description
Status & Control Register	RW	1	Status and control register for the hardware Half of this register reports the current status of the hardware module of <code>as_iis</code> to the software. It is also used to transfer bytes, received from slaves on the <i>i2c</i> bus, to the software. The other half is used to control the hardware.

Register Name	Access	Offset	Description
Data Register	W	0	<p>Data register for the hardware</p> <p>This register is used to control the hardware module. Transactions can be initiated, stopped and modified, using bits of this register. It also contains a soft reset bit.</p>

Table 7.22.: The registers of `as_iic`

The tables 7.23 and 7.24 explain the purpose of each control and status bit in more detail.

Bit Name	Access	Bit	Description
Start/Continue	W	0	<p>Start or continue a transaction.</p> <p>This control bit is used to initiate a transaction from the ready state or continue a transaction for another byte after sending or checking for an acknowledge. This bit is reset after sending/receiving a byte to/from the <i>i2c</i> bus.</p>
Stop	W	1	<p>Stop a transaction.</p> <p>This control bit overwrites the Start/Continue bit and explicitly stops the current transaction after the next acknowledge or after the start bit. This bit is reset when the hardware is in the ready state.</p>
Read/Write	W	2	<p>Choose to write or read the next byte.</p> <p>This bit toggles between writing a data byte onto the bus or reading a data byte from the bus. It is sampled after checking for or sending an acknowledge. This bit is only reset after stopping a transaction. The default value is '0' ($\hat{=}$ write).</p>
Reset	W	3	<p>Completely reset the hardware.</p> <p>This bit acts just like a hard reset for the <code>as_iic</code> module. The hardware will enter the ready state again after just a few clock cycles. This bit is reset immediately.</p>

Bit Name	Access	Bit	Description
Data Ready	W	4	<p>Signal the hardware to continue.</p> <p>This bit operates in conjunction with the status bit "Waiting SW". When that status bit is set, the hardware is waiting for the software to finish setting up the data register for the next data byte or finish reading from the status register. When the software is done, it needs to set this control bit. The hardware will then continue with the transaction. This bit is reset immediately.</p>
Ack Mod	W	5	<p>Send a master acknowledge.</p> <p>This bit's only purpose is to tell the hardware to send an acknowledge after sending the <i>i2c</i> slave address. It is reset after sending/receiving a data byte.</p>

Table 7.23.: Bit fields of the control register

Bit Name	Access	Bit	Description
IIC Ready	R	0	<p>The module's hardware is ready.</p> <p>This status bit is only set when the hardware is in the ready state.</p>
IO Ready	R	1	<p>The AXI Slave Registers are safe to read/write.</p> <p>When this status bit is set, the hardware is currently not reading/writing from/to the data byte parts of the AXI Slave registers, meaning that IO operations are allowed and safe.</p>
Bus Active	R	2	<p>This module is active on the <i>i2c</i> bus.</p> <p>This status bit is always set when the <code>as_iic</code> module is actively setting the SDA signal of the <i>i2c</i> bus.</p>

Bit Name	Access	Bit	Description
Ack Rec	R	3	<p>Acknowledgement was received.</p> <p>This bit is set after checking for an acknowledgement bit from the slave after sending a data byte to the <i>i2c</i> bus. It should only be sampled after a write transaction as the value is only valid then. Also note that this bit can only report on the state of the acknowledgement from the previous data byte. It is reset just before checking for an acknowledge bit or when starting a new transaction.</p>
Stalled	R	4	<p>Clock stretching is detected.</p> <p>This bit is set every time clock stretching is detected. Note that it is accurate to within a single system clock cycle. The bit is reset immediately after the slave releases SCL.</p>
Waiting SW	R	5	<p>The hardware is waiting for the software.</p> <p>This bit is working in conjunction with the control bit "Data Ready". When this bit is set, the hardware is waiting on the control bit "Data Ready" to be set by the software. The hardware will always wait after sending/receiving a byte, before sending/checking for an acknowledge. This allows the software to finish tasks like reading the last received data byte and writing the next data byte to be send. This bit is immediately reset after the software sets "Data Ready".</p>
<i>Unused</i>	R	6 - 7	Unused
Data RX	R	8 - 15	<p>Data received from the bus</p> <p>This part of the status register is used by the hardware to transfer data received from slave devices on the bus to the software.</p>

Table 7.24.: Bit fields of the status register

Bit Name	Access	Bit	Description
SCL_DIV	W	0 - 23	SCL counter compare value This value is used to reset the SCL counter, which is used to generate the <i>i2c</i> bus frequency.
Data TX	W	24 - 31	Data to send to the <i>i2c</i> bus This part of the data register is used to transfer the bytes for the hardware to send on the bus.

Table 7.25.: Bit fields of the data register

Besides the registers, there are the clock and hardware reset signals that go into the module and the SCL and SDA signals for the *i2c* bus, which are "inout" signals, driven by the module using tristate drivers. These signals should be connected to the outside using GPIO Pins connected to the *i2c* devices, you wish to communicate with. Though not intended, an internal *i2c* bus could be configured just the same.

7.6.2.2. Generation of the SCL signal

The data width used to configure the frequency for SCL differs, depending on the hardware configuration. It is always equal to the value of the "SCL_DIV_REGISTER_WIDTH" generic, configurable before synthesis. The data is little endian.

"SCL_DIV_REGISTER_WIDTH", the modules only generic, sets the size of the counter that is used to detect when to switch the SCL signal. Therefore a wider counter allows for lower frequencies on the bus. Also: With higher system clock frequencies a wider SCL DIV counter might be necessary to achieve the desired *i2c* bus clock frequency.

The value used to configure the counter compare value in the data register (SCL_DIV), is calculated as follows:

$$RegisterValue = (SystemFrequency / (4 * DesiredBusFrequency)) - 2$$

With that, the ideal value for the "SCL_DIV_REGISTER_WIDTH" generic is:

$$\log_2(RegisterValue)$$

Where the *SystemFrequency* is the frequency of the clock driving the `as_iic` module, *DesiredBusFrequency* is the desired frequency of the SCL signal on the *i2c* bus and *RegisterValue* is the value to set the "Frequency for SCL" part of the data register to. Note that the practical minimum value for the register value is 3. This will run the hardware as fast as possible.

A state machine in conjunction with the aforementioned counter is used to generate the SCL clock signal. Every time the counter reaches the compare value configured via the data register, it is reset and a separate modulo 4 counter is incremented. Bit 1 of this smaller counter corresponds to the state of the SCL signal. This also means that every time bit 0 of this smaller counter changes, one quarter of the bus clock period has passed. This is an important signal for many parts of the hardware, as it changes exactly between

and on the edges of the SCL clock signal. Figure 7.7 shows a simplified diagram of the counters involved in generating the SCL signal.




Figure 7.7.: The counters generating the SCL Signal in `as_iic`

The state machine controls the counters and sets the SCL signal according to the mod 4 counter's state. The "mod 4 counter" is also called *local bus clock* or *local bus clock counter* in hardware and in the graphic. It also sets the "stalled" status signal, whenever clock stretching is detected. This is done by monitoring the SCL bus signal and comparing it to the internal SCL signal (*lbclk*). If the signals differ from each other, another device on the *i2c* bus is interfering with the clock signal ($\hat{=}$ "clock stretching").

7.6.2.3. The SDA state machine

This second larger state machine is used to control the SDA signal, manage the communication with the software via the AXI-Bus and manage the SCL state machine. The states of this state machine can be grouped to correspond to different sections of the *i2c* protocol, as seen in figure 7.8.

The state machine oftentimes uses the *i2c* bus signals SDA and SCL as parameters. When it does that, these signals are not the internal signals, but are read directly from the bus, to make sure that clock stretching is always recognized.

When setting or sampling the SDA signal while sending or receiving a data byte, bit 0 from the *local bus clock counter* (*lbclk_half*) is used as the trigger. When this bit of the counter changes, exactly one quarter of the SCL clock period has passed, meaning that this is exactly in between two SCL clock edges. This guards against possible timing violations.




Figure 7.8.: Visualization of the SDA state machine in `as_iic`

7.6.2.4. The "Master Acknowledge"

A non-standard feature supported by this *i2c* master implementation is the *Master-Acknowledge*. After the slave address has been sent to the bus, the master is able to send an acknowledge bit by itself. This behaviour is controlled by the software through the `ack_mod` control bit. Some driver functions, like `set_regpointer`, use this functionality and some functions take an additional parameter, the `modifier` byte, which can enable this and other functionality.

7.6.2.5. How to connect a hardware module to the *i2c* bus

As mentioned before the *i2c* bus consists of just two signals/wires: SCL and SDA. To connect a new slave device to the bus, these two wires of the `as_iic` master need to be connected to the appropriate wires of the slave. The SCL wires are connected together and the SDA wires are connected together.

The *i2c* bus requires that each signal has a pull-up resistor connected to it. This requires a resistor of between 1 kilo ohm and 10 kilo ohm to be connected to the signal and the supply voltage (usually 3.3 Volts) for both signals.

Possible problems with the *i2c* bus include:

- Multiple pull-up resistors present per signal
- Capacitance between the signals and ground is too high
- Interference from other signals

For more in-depth knowledge on the design of the hardware, consider looking through the VHDL source files of `as_iic` available in `"modules/as_iic/hardware/"`.

7.6.2.6. Waveform examples

This section will further explain the *i2c* protocol, using some waveform examples. Figure 7.9 shows some signals of a simulated `as_iic` during a write operation.

The first operation shown is the start bit, SDA going low while SCL is high followed by SCL going low while SDA is still low. Following that, SDA may change while SCL is low and has to be valid when SCL goes high.

Furthermore some `as_iic` specific relations can be demonstrated using this waveform. The relationship between the system clock `clk`, the local bus clock counter, `lbclk` ($\hat{=}$ bit 1) and `lbclk_half` ($\hat{=}$ bit 0), SCL and SDA where SCL is equal to `lbclk` but slightly delayed and SDA changes slightly after `lbclk_half` goes high.

Figure 7.10 shows a read transaction from the same simulated module.

Finally figure 7.11 shows a complete read transaction and write transaction captured using a logic analyzer using real hardware. In this figure the start bits are marked by a green circle and the stop bits by a red circle. Every transferred bit is marked by a small arrow on the edge of SCL going high, with the clock cycle for the acknowledge lacking this arrow.




Figure 7.9.: *i2c* read transaction as a waveform from a simulated `as_iic` module




Figure 7.10.: *i2c* write transaction as a waveform from a simulated `as_iic` module




Figure 7.11.: Waveform captured using a logic analyzer from the `as_iic` module

7.6.3. The Software Driver

The driver's low level functions are built to act as a modular system. A few low level functions can be put together to a sequence, which can act as any possible *i2c* transaction the hardware supports. This means that less knowledge of this particular hard- and software implementation is required to expand the drivers functionality. All of the lower level functions reference "transactions". This refers to all the actions between and including the start bit and the stop bit, meaning a transaction can contain an arbitrary count of data bytes.

The higher level functions can be used as is, after initializing the module properly. They include single byte transactions, multi-byte transactions and transactions which refer to "registers" or "reg(s)". This refers to registers of the *i2c* slaves on the bus.

Table 7.26 provides an overview of the transactions available in the driver.

Function Name	Transaction Type
<code>as_iic_write_byte</code>	Single Byte Write
<code>as_iic_get_byte</code>	Single Byte Read
<code>as_iic_write_bytes</code>	Multi-Byte Write
<code>as_iic_read_bytes</code>	Multi-Byte Read
<code>as_iic_write_reg</code>	Set an <i>i2c</i> Device's Slave Register
<code>as_iic_read_reg</code>	Read an <i>i2c</i> Device's Slave Register
<code>as_iic_read_regs</code>	Read successive Slave Registers
<code>as_iic_set_regpointer</code>	Set special Slave Register (Master ACK)

Table 7.26.: Listing of the high-level functions available for `as_iic`

For more information on the high level functions and the lower level functions not mentioned here, see the *ASTERICS* Doxygen driver documentation.

7.6.4. Quirks of `as_iic`

7.6.4.1. Hard Wait Mechanism

The driver has a hard-coded wait mechanism that waits for about 50 us after every transaction to give the slave enough time to recognize the end and start of two sequential transactions.

7.6.4.2. SCL Frequency Configuration

The configuration for the SCL frequency is immediately applied in the hardware. The valid frequencies range from 10kHz to 1MHz. Note though, that the entire range is not always supported by the specific hardware configuration. This means, that the frequency can be set to a value that the `as_iic` hardware can not handle. The minimum value for the SCL configuration register is 3. The maximum is dependent on your hardware configuration of *ASTERICS*. Note that the frequency configuration is NOT reset when calling the reset-function `as_iic_reset_hw_state()` and is only reset by the function `as_iic_reset()`.

7.6.4.3. Pull-up Resistors for the *i2c* Bus

The `as_iic` module does not configure internal pull-up resistors for the *i2c* signals, as the internally provided current is usually too weak. Therefore external pull-up resistors have to be provided by the user in order to use the `as_iic` module. The section 7.6.2.5 briefly covers how to connect devices to the *i2c* bus and how to connect the required pull-up resistors.

7.7. The *VEARS* module

by Michael Schaeferling

This section describes the *VEARS* module in detail. *VEARS* stands for "Visualization for Embedded Augmented Reality Systems". It is developed to display an image on a monitor and enrich this image by a graphical overlay, e.g. to mark particular image regions or to display other information (like text) on top of the image (without manipulating the original image stored in the main memory). Although *VEARS* is part of the *ASTERICS* framework, unlike many other *ASTERICS* modules, it is a self-contained IP core. The *VEARS* module was initially developed as a project work by several students of the University of Applied Sciences, Augsburg. Since then, it is maintained by the EES workgroup.

7.7.1. Brief description

The *VEARS* module is a stand-alone IP core which can be integrated into a system on chip, also without the need of an *ASTERICS* image processing chain. The image and the overlay are stored in the systems main memory where *VEARS* fetches them via AXI Master Burst accesses. The image to display is to be provided by the user in a specified format, which may be grayscale or color. In grayscale mode, *VEARS* uses 8 bits per pixel, while in color mode 32 bits per pixel (8 bits for red, green and blue each with 8 bits padding) are

used. To simplify overlay manipulation, **VEARS** provides several functions for this task, e.g. for drawing lines, circles, rectangles, etc. and also to draw text. The overlay is also stored in main memory, using a space and memory bandwidth saving 2 bit per pixel data format.

7.7.2. The Hardware

7.7.2.1. Configuration Options

VEARS supports a selection of most common video formats (and may be extended for other desired formats in the future). Video and color mode selection is set at synthesis time via generics as several fixed hardware structures, such as line buffers and clock generators depend on the video format and timing. Also the desired video output method, such as VGA, HDMI or interfacing to external video encoder chips is set at synthesis time. The following parameters are set by generics (which can also be accessed in the Vivado blockdesign GUI), as described in the subsequent paragraphs.

- **Video Group** and the respective **Video Mode** (see table 7.27)
- **Color Mode**
- **VGA output enable** and **VGA TFT output enable** along with **VGA Color width**
- **HDMI output enable**
- **Chrontel CH7301 output enable**
- **AXI Clock Frequency**

The following **Video Group** (1=CEA, 2=DMT) and **Video Mode** combinations are currently supported:

Video Group	Video Mode	Video Format / Timing	Pixel Frequency
1	4	1280x720 @60Hz/45kHz	74.250 MHz
1	32	1920x1080 @24Hz/26.8kHz	74.250 MHz
1	33	1920x1080 @25Hz/27.9kHz	74.250 MHz
1	34	1920x1080 @30Hz/33.5kHz	74.250 MHz
2	4	640x480 @60Hz/31.5kHz	25.175 MHz
2	8	800x600 @56Hz/35.2kHz	36 MHz
2	10	800x600 @72Hz/48.1kHz	50 MHz
2	16	1024x768 @60Hz/48.4kHz	65 MHz
2	35	1280x1024 @60Hz/64kHz	108 MHz

Table 7.27.: **VEARS** - Supported Video Modes

The **Color Mode** for the image can be '0' (8-bit grayscale) or '1' (24-bit color). In grayscale mode, image pixels are stored as consecutive 8-bit values in memory. In color mode, each pixel occupies 32 bits in memory where 8 bits are used for red, green and blue

channels (resulting in 24 bit RGB) and 8 bits are used for padding. Note that color mode does only affect the image and not the overlay (which is a fixed 2 bits per pixel format).

The **VGA, HDMI and CH7301 output enables** should be set accordingly to the desired output methods. **VGA TFT output enable** is an extension to the VGA output, needed by some digital displays.

AXI Clock Frequency must be set to the actual system bus frequency as it is used to calculate internal parameters for generating the video clock (the systems bus clock is used as a clock source). In Xilinx Vivado block-designs, this value should be updated automatically.

7.7.2.2. Interrupts

VEARS provides interrupt output signals *intr_frame* and *intr_line*, e.g. in order to synchronize software. These signals are active high at the beginning of the video sync time (V-Sync for *intr_frame* and H-Sync for *intr_line*) for one AXI-slave clock cycle. The interrupt signals can be controlled by enable bits of the control register (see Table 7.29).

7.7.2.3. Considerations to Memory Bandwidth

When selecting the required **Video Group/Video Mode** in combination with the **Color Mode**, it should be considered that there is enough memory bandwidth available for image data transfer. VEARS pre-fetches image and overlay data for the next line on-the-fly while outputting the recent line to the monitor. Thus, image and overlay data must be fetched into the internal line-buffer within the recent lines time-to-draw. To meet this requirement, the AXIs clock speed must be set high enough so that the bus is able to transport at least image and overlay data (if VEARS is the only bus master). As a rule of thumb, in color mode one should budget the system bus to be occupied by at least 1.25x the recent video modes pixel frequency. In grayscale mode, only a quarter of this bandwidth is needed as for image data only 8 bits instead of 32 bits (for color) have to be transferred per image pixel. The overlay has very little impact on memory bandwidth usage as it uses a space and bandwidth saving 2 bit per pixel data format, but may also be taken into account for bandwidth considerations.

7.7.2.4. Pitfall: SoC software re-upload

The VEARS module continuously fetches data when it is enabled. In Xilinx Zynq environments it was observed that this can cause a problem when the system software is re-uploaded. During various initialization steps which are automatically performed on software upload and start (so called "ps7init") the Zynq-system is getting prepared for operation (several Zynq PS register values for clocking etc. are set), but if VEARS is still running during that time (as it may not be disabled before re-uploading the software), this initialization phase is likely to fail (due to pending bus transactions caused by VEARS). The only recovery option is to power-cycle the system.

Thus, on Zynq-based (and probably other) systems, VEARS must be disabled before re-uploading an running software on the system once it was enabled before!

7.7.2.5. Register Space

The **VEARS** module is configured by 32 bit wide slave registers, connected to the AXI-Slave bus. Table 7.28 gives an overview on the registers.

Register Name	Access	Offset	Description
Control Register	W	0	Control register for the hardware: Various bits are used to control the module. See table 7.29 for a detailed description.
Status Register	R	1	Status register for the hardware: This register delivers various information on the capabilities of the module. See table 7.30 for a detailed description.
Image Base-Address	W	2	The image base-address: used to fetch image data from memory.
Overlay Base-Address	W	3	The overlay base-address: used to fetch overlay data from memory.
Overlay Color 1	W	4	Overlay Color 1: 24 bit RGB palette value of overlay color 1.
Overlay Color 2	W	5	Overlay Color 2: 24 bit RGB palette value of overlay color 2.
Overlay Color 3	W	6	Overlay Color 3: 24 bit RGB palette value of overlay color 3.

Table 7.28.: The registers of **VEARS**

Tables 7.29 and 7.30 explain the purpose of each control and status bit in more detail.

Bit Name	Access	Bit	Description
Reset	W	0	Reset the VEARS module. This control bit can be used to reset the VEARS module.

Bit Name	Access	Bit	Description
Enable	W	1	<p>Set the VEARS instance into operation.</p> <p>This control bit is used to activate the VEARS module. When activated, the VEARS module will grab image data from memory. For this, an appropriate image base address must be supplied (via the according register) before enabling VEARS. Note: the VEARS module will generate video data on the monitor output ports (a vertical bit pattern) even if it's not enabled.</p>
Overlay Enable	W	2	<p>Enable the overlay.</p> <p>When the VEARS module is in operational mode (bit "Enable" is set), the overlay can be enabled or disabled with this bit separately. An appropriate overlay base address must be supplied (via the according register) before enabling overlay output.</p>
Frame Interrupt Enable	W	6	<p>Enable frame interrupt.</p> <p>Each time a new frame starts (at the start of V-Sync) an interrupt signal is generated on the <i>intr_frame</i> output.</p>
Line Interrupt Enable	W	7	<p>Enable line interrupt.</p> <p>Each time a new line starts (at the start of H-Sync) an interrupt signal is generated on the <i>intr_line</i> output.</p>

Table 7.29.: Bit fields of the control register

Bit Name	Access	Bit	Description
Video Group	R	[7:0]	<p>Video Group:</p> <p>These bits give information on the video group supported by this VEARS instance. Video Group and Video Mode can be used to determine the video output format.</p>

Bit Name	Access	Bit	Description
Video Mode	R	[15:8]	<p>Video Mode:</p> <p>These bits give information on the video mode supported by this VEARS instance. Video Group and Video Mode can be used to determine the video output format.</p>
Color Mode	R	16	<p>Color Mode:</p> <p>This bit gives information on the color mode supported by this VEARS instance:</p> <p>'0': grayscale</p> <p>'1': color</p>

Table 7.30.: Bit fields of the status register

7.7.3. The Software Driver

The driver functions can be split to two categories: the hardware interfacing functions and functions for overlay manipulation.

Hardware interfacing functions are used to generally control the module, such as to enable or disable the module at all or to set memory addresses for image and overlay data.

Overlay manipulation functions can be used to erase the whole overlay, to draw lines, circles or rectangles or even to draw text to the overlay.

For a detailed overview on the software driver functions, see the *ASTERICS* Doxygen driver documentation.

8. Complex Modules

- This chapter is currently under construction -

9. Systems

This section describes systems provided along with the *ASTERICS* distribution, e.g. for demonstration of the *ASTERICS* frameworks abilities. All systems can be found in the directory `asterics/systems`.

9.1. `as_refdesign_zynq`

by Michael Schäferling, Philip Manke

This system demonstrates how a minimal *ASTERICS* system may be assembled and prepared to be runnable out-of-the-box on evaluation boards which are based on the Xilinx Zynq platform. Currently only the Zybo-Board is fully supported. The system generation is tested with Vivado 2017.2, 2018.3 and 2019.1. Note that necessary cable drivers and board files need to be installed.

The image processing chain is controlled by bare-metal software running on an ARM core and consists of *ASTERICS* hardware modules for image capturing, basic image operations and writing the resulting image to system memory. The system also includes an *ASTERICS* module for visualization (VEARS) which allows to observe the output image stream on an attached screen connected via HDMI or VGA.

This demo system implements an image difference calculation on the FPGA.

System Architecture and Functionality

The system architecture is depicted in Figure 9.1. The OV7670 camera is directly connected to the programmable logic and interfaces with an *ASTERICS* module `as_sensor_ov7670`. The physical connection is done via a adapter board or fly-wire connections. This is detailed in the `doc` directory of the demo system. This module converts the camera data stream into a standardized `as_stream` interface that the other modules understand. The data stream is duplicated by the `as_stream_splitter` module. Each frame is written to RAM by `as_memwriter0` from where it is read back when the next frame arrives by the `as_memreader0`. This has the effect of a delay of one frame for this data stream. The delayed (previous) and duplicated (current) frame are then synchronized by the `as_stream_sync` module and each pixel pair is subtracted from each other by the `as_pixel_diff` module. The resulting image is then stored in RAM for visualization or further processing. The `as_collect` and `as_disperse` modules are used to pack and unpack the eight bit pixel data into 32 bit words for more efficient memory access. The software for this system is only used to initialize and control the camera and memory access modules and the VEARS core.

This system serves as an example of the capabilities of *ASTERICS* and may be used as a starting point and style guide for building your own image processing system using *ASTERICS*. When implemented on the ZyboBoard, switch zero is used to switch between




Figure 9.1.: Dataflow diagram of the *ASTERICS* chain `as_refdesign_zybo`, depicting the included modules.

showing the buffered original camera image and the difference image on the screen using the VEARS IP-Core.

For further details regarding building and testing this system, please refer to the included README file and sections 2.2.1 and 6.1.1.

9.2. `as_refdesign_canny`

by Philip Manke

The reference systems `as_refdesign_canny` and `as_refdesign_canny_dbg` both implement a Canny edge detector using a 2D Window Pipeline subsystem. Both systems are based on a system developed by Alexander Zoellner and were re-implemented using the 2D Window Pipeline extension of Automatics. This system is built to demonstrate the 2D Window Pipeline and targets the Zybo-Board development platform. The system is fully tested for synthesis and implementation using Xilinx Vivado 2019.1. Note that, just as with the main reference system, `as_refdesign_zybo`, the necessary cable drivers and board files must be installed before building and running the system on hardware. The system variant `as_refdesign_canny_dbg` includes additional outputs from the filter modules included in the 2D Window Pipeline, for debugging and educational purposes.

For information on building the system, programming the hardware and operating the software, refer to the README files included in the folders of the systems.

System Architecture and Functionality




Figure 9.2.: Dataflow diagram of the *ASTERICS* chain *as_refdesign_canny*, depicting the included modules.

The system architecture is depicted in Figure 9.2. The OV7670 camera is directly connected to the programmable logic and interfaces with the *ASTERICS* module *as_sensor_ov7670*. From there, using the modules *as_collect* and *as_memwriter*, the original camera image is written to main memory, from where it can be shown on a screen using the VEARS IP-Core, also included with *ASTERICS* and in this system. The Canny edge detector is entirely implemented in a 2D Window Pipeline. Within the pipeline image convolution with a 5 by 5 Gauss kernel and 3 by 3 Sobel kernels, for both vertical and horizontal edges, is done using three instances of the module *as_2d_conv_filter_internal*. The resulting edge images are combined in the *as_gradient_weight* module and the edge

direction is calculated using the Cordic algorithm in the `as_cordic_direction` module. The combined edge image is filtered for the strongest edge points using a non-maximum-suppression algorithm in the `as_edge_nms` module. To the now clean edge image, the Canny thresholding is applied in the `as_edge_threshold` module with threshold values provided by software. The threshold module requires its own output from the last pixel row, requiring a connection to itself. Lastly this module provides the `as_edge_list` module with the information which pixels are a Canny edge pixel. The module uses the camera's synchronization signals to generate coordinates for the edge pixels and sends these, together with the Cordic gradient direction to the second `as_memwriter` module, writing the Canny features to the main memory. To inform the software about the number of Canny features written for each camera frame, the `as_feature_counter` module keeps track of the number of Canny edge pixels found and reports that via a slave register.

Bibliography

- [1] G. Kiefer et al. “A Configurable Architecture for the Generalized Hough Transform Applied to the Analysis of Huge Aerial Images and to Traffic Sign Detection”. In: *2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)*. 2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig). Nov. 2016, pp. 1–7. DOI: [10.1109/ReConFig.2016.7857143](https://doi.org/10.1109/ReConFig.2016.7857143).
- [2] M. Pohl, M. Schaeferling, and G. Kiefer. “An efficient FPGA-based hardware framework for natural feature extraction and related Computer Vision tasks”. In: *2014 24th International Conference on Field Programmable Logic and Applications (FPL)*. 2014 24th International Conference on Field Programmable Logic and Applications (FPL). Sept. 2014, pp. 1–8. DOI: [10.1109/FPL.2014.6927463](https://doi.org/10.1109/FPL.2014.6927463).
- [3] Matthias Pohl et al. “An efficient and scalable architecture for real-time distortion removal and rectification of live camera images”. In: IEEE, Dec. 2012, pp. 1–7. ISBN: 978-1-4673-2921-7 978-1-4673-2919-4 978-1-4673-2920-0. DOI: [10.1109/ReConFig.2012.6416730](https://doi.org/10.1109/ReConFig.2012.6416730). URL: <http://ieeexplore.ieee.org/document/6416730/> (visited on 02/09/2017).
- [4] Matthias Pohl et al. “An Efficient and Scalable Architecture for Real-Time Distortion Removal and Rectification of Live Camera Images”. In: IEEE International Conference on ReConFigurable Computing and FPGAs (ReConFig). 2012. DOI: [10.1109/ReConFig.2012.6416730](https://doi.org/10.1109/ReConFig.2012.6416730).
- [5] Matthias Pohl et al. “Leveraging polynomial approximation for non-linear image transformations in real time”. In: Jan. 2014. DOI: [DOI:10.1016/j.compeleceng.2013.12.011](https://doi.org/10.1016/j.compeleceng.2013.12.011).
- [6] Julian Sarcher et al. “A Configurable Framework for Hough-Transform-Based Embedded Object Recognition Systems”. In: IEEE International Conference on Application-specific Systems 2018. Mailand, July 2018.
- [7] Michael Schaeferling et al. “ASTERICS-An Open Toolbox for Sophisticated FPGA-Based Image Processing”. In: *13th embedded world Conference*. Nuernberg, Feb. 2015.