MindShare DRAM Quick Reference Guide (Rev 5a)

DRAM Terms and Glossary Rev 5a DIMM Dual In-line			Dual In-line Memory Module	NF	No Function, DNU,	T	1T, 2T, 3T, etc. timing,
	vindle, Precept Technologies, Inc.	DM	Data Mask		connected on die		as 1N, 2N, etc.
	rt errors or additions to	DNU	Do Not Use, NF, connected on die	OCD	Off-Chip Driver	t_{CK}	Time for one tick of CK
swindle@c	ompuserve.com	DQ	Data	ODT	On-Die Termination	t _{XXX}	JEDEC timing spec XXX
3DG	3 D 1 G.I. G. 1	DQS	Data Strobe	OTF	On The Fly	T _{XXX}	JEDEC Temperature spec XXX
3DS	3 Dimensional Silicon or Stack	DRAM	Dynamic Random Access Memory	PASR	Partial Array Self Refresh	TDQS	Termination DQS, not RDQS
ab, AB	All Banks (LPDDRs),	ECC	Error Checking and Correcting	pb	per bank	TSOP	Thin Small Outline Package
A CITE	AP in PC DDRs	eMMC	Embedded Multi-Media Card	PC3	DDR3, informally	TSV	Through Silicon Via
ACT	Active aka Activate command	EMRS	Extended Mode Register Set	PC4	DDR4, informally	TUF	Temperature Update Flag
AL	Additive Latency, 0 to 5 for DDR2,		command	PCH	Intel Platform Controller Hub	UDIMM	Unbuffered DIMM
	0, CL-1, or CL-2 for DDR3 & 4,	FBDIMM	Fully-Buffered DIMM	PDA	Per-DRAM Addressability	UDM	Upper Data Mask
43.4D	RL = AL + CL + PL	FBGA	Fine-pitch BGA	PEC	SMB Packet Error Checking	UDQS	Upper Data Strobe
AMB	Advanced Memory Buffer	GDDR	Graphics DDR,	PHY	Physical Layer	UFS	Universal Flash Storage
AMBA	Advanced Microcontroller Bus		not JEDEC DDR1, 2, 3	PL	Parity Latency	UFSA	Universal Flash Storage Association
4.5	Architecture	HBM	High Bandwidth Memory	PLL	Phase-Locked Loop	UI	Unit Interval,
AP	Auto Precharge, Precharge All, A10	HSUL	High Speed Unterminated Logic	POD	Pseudo Open Drain		single half-clock bit time
ASR	Auto Self Refresh, auto temp.,	IDD	I _{DD} current	PoP	Package on Package	V_{CC}	Power (not for DRAM)
4 777	not Auto Refresh	I2C	Philips Inter-Integrated Circuit,	PRE	Precharge command	V_{DD}	Core Power
AXI	Advanced eXtensible Interface		I squared C	RA	Row Address	V_{DDQ}	IO Power
BA	Bank Address	ICH	Intel IO Controller Hub	RAS	Row Address Strobe	V_{REF}	Reference Voltage
BC	Burst Chop	ISM	Internal Stacked Module	RAS	Reliability, Availability,	V_{PP}	Voltage Pump Replacement Power
BC#	Burst Chop pin, A12	JEDEC	Solid State Technology Association,	11.10	Servicability Service	V _{SS}	Ground
BC4	Burst Chop 4		was Joint Electron Device	RCD	RAS-to-CAS Delay	V_{TT}	Termination Voltage
BG	Bank Group		Engineering Council	RCD	Registering Clock Driver	VLP	Very Low Profile
BGA	Ball Grid Array	LDM	Lower Data Mask	RDIMM	Registered DIMM	WCL	Write Command Latency (not CWL)
BL	Burst Length	LDQS	Lower Data Strobe	RDQS	Redundant DQS	,,,,,,,	Added to WL if both
BL4	DDR2 Burst Length 4 UI,	LP3	LPDDR3, informally	REF	Refresh command		CRC & DM enabled
D. 0	inappropriate term for DDR3/4 BC4	LP4	LPDDR4, informally	RFU	Reserved for Future Use	WL	Write Latency
BL8	Burst Length 8, 8 UI of DQ	LPDDR	Low-Power DDR, LPDDR1	RL	Read Latency = $CL + AL + PL$		1 for DDR1; RL - 1 for DDR2;
BL9	Inappropriate term for	LPDDR2	Low-Power DDR2	RLDRAM			variable for DDR3 & DDR4
DI 10	BL8 + CRC x8,x16	LPDDR3	Low-Power DDR3	QERR#	RCD parity error pin		WL = CWL + AL + PL
BL10	Inappropriate term for	LPDDR4	Low-Power DDR4	S#	CS# in 21C spec	XDR	Rambus DRAM,
	BL8 + CRC x4	LRDIMM	Load-Reduced DIMM	S3	Suspend to DRAM pwr mgmt state		improperly 'XDRAM'
C	Chip ID, like CS# but for 3DS	LVSTL	Low Voltage Swing		ED Single 4-bit Error Correction,	ZQ	Data Source Impedance:
C	Column Address (LPDDR3)		Terminated Logic		Double 4-bit Error Detection		Q=data, Z=impedance
CA	Column Address (DDR3)	MCH	Intel Memory Controller Hub	SA	SMB hardwired DIMM addr.,	Numberin	
CA	Command and Address (LPDDRs)	MCP	Multi-Chip Package		not bused		, 8n Prefetch widths
CAS	Column Address Strobe	MIPI	Mobile Industry Processor Interface	SCL	SMB clock pin, DIMM pin	1T, 1N	New command every clock
CB	Check Bit	MO	Microelectronic Outline	SDA	SMB address and data pin,	2T, 2N	New command every other clock
CDIMM	Clocked 72-bit Mini DIMM	MoBo	Motherboard		DIMM pin	4T, 6T	SRAM (not SDRAM)
CK	Clock	M-PHY	MIPI PHY	SDRAM	Synchronous DRAM	ŕ	cell technology
CKE	Clock Enable	MPR	Multi Purpose Register, NOT a MR	SECDED	Single bit Error Correction,	DDRn-mn	mm n=2,3,4 mmm=MT/s
CL	CAS Latency (in MR0) = $RL - AL$	MR	Mode Register		Double bit Error Detection		Example: $DDR2-800 = 400MHz CK$
CRC	Cyclic Redundancy Check	MRR	Mode Register Read command	SIMM	Single In-line Memory Module	PC 97, PC	2 99 Microsoft PC requirements,
CS#	Chip Select, Rank, S# in 21C spec	MRS	Mode Register Set command	SMB	System Management Bus	ŕ	not DRAM
CTT	Center Tap Termination		(set is verb)	SMBus	System Management Bus	PC 100	Early SDRAM DIMM bandwidth
CWL DBI#	CAS Write Latency (in MR2)	MRW	Mode Register Write command		I Small Outline DIMM	PCn-xxxx	xxxx=DIMM KB/sec bandwidth
	Data Bus Inverted	n	Width of device's data bus	SPD	Serial Presence Device or Detect		$=MT/s \times DIMM$ data width / 8
DES	Device Deselect (pseudo command)		(for prefetch)		SPD ROM	X-X-X	CL-t _{RCD} -t _{RP} (older standards)
DLL DDR	Delay-Locked Loop	N	1N, 2N, 3N, etc. timing, 1T, 2T, etc.	SRAM	Static Random Access Memory		CL-nRCD-nRP (newer standards)
	Double Data Rate, DDR1	nCK	One tick of CK as	SRT	Self Refresh Temperature, see ASR	X-X-X-X	CL-t_{RCD} - t_{RP} - t_{RAS}
DDR1 DDR2	Double Data Rate, DDR		dimensionless number	SSTL	Stub Series-Terminated Logic	$\mathbf{n} \times \mathbf{n}$	Device density × data width
DDR2 DDR3	Double Data Rate 2 Double Data Rate 3	NC	No Connect, not connected on die		_	$n \times n \times n$	Array density × data width × #banks
כאממ	Double Data Kate 3		The state of the s				J = = = = = = = = = = = = = = = = = = =



MindShare DRAM Quick Reference Guide (Rev 5a)

<u>Terms</u>	
Access time	CK to DQS.
	Formerly RAS# to valid data
Activate	ACT Active Command
Active	ACT Active Command, Open
Array	One bank of the device
Auto Prechar	
	w/o explicit PRE cmd.
Auto Refresh	Just Refresh,
	not ASR nor Self Refresh
Bank	Formerly rank.
	Internal to DRAM device.
Bank Group	Four banks in DDR4
Bit Line	Several per column
Burst	Sequential or interleaved
Channel	Interface between controller's
	PHY and a rank of DRAM;
	SMB & SPD are not on the
	channel.
Column	In Read/Write command
Command	RAS#, CAS#, and WE#
Control	CS#, CKE, and ODT
Data Group	DQ, DQS, DM/DBI
	T ODT when written to.
Fast CKE Pov	wer Down Power Down w/ DLL
T 11	Enabled
Idle	Closed, Precharged
Open	Active, Activated
Page	Row
Page size	Row size expressed as bytes
5	not bits
Postamble	DQS after read/write
Preactive	NVM term, NOT DRAM
Preamble	DQS before read/write
Precharge	PRE/PREA command
	h 1n, 2n, 4n, 8n, 16n
Rank	CS#
Raw Card Refresh	JESD21C DIMMs
110110011	Auto Refresh
Registered	Sampled, latched
Row	In ACT command
Self Refresh	J
Word Line	One per row
Write Levelin	
write Leveliz	ation Write Leveling

Commands	
ACT	Bank ACTive aka ACTivate
BST	Burst Terminate, Burst STop
DES	Device DESelect, CS# false
DPD	Deep Power Down entry
DPDX	Deep Power Down eXit
EMRS	Extended Mode Register Set
MRR	Mode Register Read
MRS	Mode Register Set
MRW	Mode Register Write
NOP	No Operation
PD	Power-Down entry
PDE	Power-Down Entry
PDX	Power-Down eXit
PR	Per-bank Precharge
PRA	All-bank Precharge
PRE	Single-bank PREcharge
PREA	PREcharge All banks
RD	ReaD fixed BL8 or BC4
RDA	RD w/Auto-precharge
RDAS4	RDA BC4, OTF
RDAS8	RDA BL8, OTF
RDS4	RD BC4, OTF
RDS8	RD BL8, OTF
REF	REFresh
SRE	Self-Refresh Entry
SREF	Self-REFresh entry
SREFX	Self-REFresh eXit
SRX	Self-Refresh eXit
WR	WRite fixed BL8 or BC4
WRA	WR w/Auto-precharge
WRAS4	WRA BC4, OTF
WRAS8	WRA BL8, OTF
WRS4	WR BC4, OTF
WRS8	WR BL8, OTF
ZQCL	ZQ Calibration Long
ZQCS	ZQ Calibration Short
-	

Timings	
t_{AA}	Time internal read to first data
t_{AC}	Time CK to DQS, access
t _{CH}	Time CK high
t _{CK}	Time CK period
t_{CL}	Time CK low,
CL	NOT CAS Latency CL
t_{DOSCK}	Time CK to DQS
t_{FAW}	Time Four Activate Window
t_{MOD}	Time MRS to non-MRS command
t_{MRD}	Time MRS to MRS command Delay
t_{MRW}	Time MRW to any command
t_{RAS}	Time Active to Precharge,
	ACT to PRE
	max 9 x t _{REFI} , min by speed bin
t_{RC}	Time ACT to ACT or ACT to REF,
	no PRE in-between
t_{RCD}	Time RAS-to-CAS delay,
	ACT to RD/WR
t_{REFI}	Time Refresh Interval
	1.95, 3.9, or 7.8uS
t_{RFC}	Time Refresh Command
	72 to 350nS
t_{RP}	Time Precharge, Recovery Period
t_{RRD}	Time ACT to ACT, different banks,
	no PRE between
t_{RTP}	Time Read to Precharge
	t _{CK} , time period,
	ently used as in t _{CCD_S} =5
which is	5 ticks, not 5ns.
	DCD 1 CCV 1
	n nRCD, number of CK ticks,
	ently used as in t _{AA} +2nCK
WIIICH SI	ould be $t_{AA}+2t_{CK}$.
CI – tick	as for CAS Latency,
CL - IICK	is for CAS Latelley,

JESD8-8	SSTL_3 3.3 volt spec
JESD8-9B	SSTL_2 2.5 volt spec
JESD8-15A	SSTL_18 1.8 volt spec
JESD8-18A	FBDIMM signals (not SSTL_18)
?	SSTL_15 1.5 volt spec
JESD8-22	HSUL spec
JESD8-24	1.2v POD spec
JESD21C	DIMM (and thus SPD) spec
JESD79F	DDR SDRAM standard
JESD79-2F	DDR2 SDRAM standard
JESD79-3F	DDR3 SDRAM standard
JESD79-3-1	DDR3L SDRAM standard
JESD79-3-2	2DDR3U SDRAM standard
JESD79-4	DDR4 SDRAM standard
JESD209B	LPDDR1 SDRAM standard
JESD209-2	E LPDDR2 SDRAM standard
JESD209-3	B LPDDR3 SDRAM standard
JESD229	Wide IO SDRAM standard
MO-207	BGA package spec
MO-309A	DDR4 DIMM spec

Signal	Suffixes
Signal	Summes

Specifications

Signar Samaes		
#	asserted low, negative logic	
#	complementary signal in	
	differential pair	
_n	asserted low, negative logic	
_t	true signal in differential pair	
_c	complementary signal in	
	differential pair	
r	rising	
f	falling	



never shown as nCL.