2 Flip-Flops:

* Flip-flops are **synchronous bistable** devices as opposed to latches which are **asynchronous bistable** devices.
  - "bistable" means that the device can reside in either of two states, one of which Q=1 and the other Q=0.
  - "Asynchronous" means that the device may change its state at any point in time with any change in inputs.
  - "Synchronous" means that the device can only change its state at specific points in time. These points in time are identified (or marked) by changes in a signal named **clock** (clk)



  - Flip-flops can change its output at either the positive-edges of the clock (called **positive-edge (triggered) flip-flops**), or at the negative edges of the clock (called **negative-edge (triggered) flip-flops**) but not both!

* We study here three types of (edge-triggered) flip-flops:
  ① S-R flip-flops ② D flip-flops ③ J-K flip-flops

① S-R Flip-Flop:

- Logic symbol:





- Truth Table:

+ve edge of the clock (i.e. clock transition from low → high)

No +ve edge

clk	S	R	Q	$\bar{Q}$	
↑	0	0	Q_{prev}	$\bar{Q}_{prev}$	No change
↑	0	1	0	1	Reset
↑	1	0	1	0	Set
↑	1	1	?	?	Invalid
↓	X	X	Q_{prev}	$\bar{Q}_{prev}$	

clk	S	R	Q	$\bar{Q}$
↓	0	0	Q_{prev}	$\bar{Q}_{prev}$
↓	0	1	0	1
↓	1	0	1	0
↓	1	1	?	?
↓	X	X	Q_{prev}	$\bar{Q}_{prev}$

No edge ⇒ No change

- Timing Diagram:





Changes in output can only happen at the edge of the clock

⇓

Synchronous device

② D-flip flop:

- Logic symbol:





- Truth Table:

clk	D	Q	Q̄
↑ (Load)	X	D	D̄
↓ (save)	X	Q_{prev}	$\bar{Q}_{prev}$

clk	D	Q	Q̄
↓	X	D	D̄
↑	X	Q_{prev}	$\bar{Q}_{prev}$

③ J-K flip flop:

- Logic symbol:





- Truth Table:

clk	J	K	Q	Q̄
↑	0	0	Q_{prev}	$\bar{Q}_{prev}$
↑	0	1	0	1
↑	1	0	1	0
↑	1	1	$\bar{Q}_{prev}$	Q_{prev}
↓	X	X	Q_{prev}	$\bar{Q}_{prev}$

No change
reset
set
Toggle
No change

clk	J	K	Q	Q̄
↓	0	0	Q_{prev}	$\bar{Q}_{prev}$
↓	0	1	0	1
↓	1	0	1	0
↓	1	1	$\bar{Q}_{prev}$	Q_{prev}
↑	X	X	Q_{prev}	$\bar{Q}_{prev}$

NOTE: Flip-flops might have additional i/p's for resetting and/or setting the output **asynchronously**, i.e., regardless of the clock

Example:
D-flip flop with clear & preset signals



CLR	PRE	clk	D	Q	Q̄
0 (reset)	X	X	X	0	1
1	0 (set)	X	X	1	0
1 (Load)	1	↑	X	D	D̄
1 (save)	1	↓	X	Q_{prev}	$\bar{Q}_{prev}$

Applications of flip-flops:

① Registers:

- Registers are digital circuits with two basic functions:
  ① Data storage ② Data movement
- Registers are typically built using D-flip flops
- A register built using **n flip-flops** can store **n bits**.
- Types:

① Parallel-in / Parallel-out (PIPO)





- Need 1 clock cycle to save and restore data!

② Serial-In/Serial-Out (SISO)





- Need 2n-1 clock cycles to save and restore data!

③ Serial-in/Parallel-out (SIPO)





- Need n clock cycles to save & restore data!

④ Parallel-In/Serial-Out (PISO)





- Need n clock cycles to save & restore!

② Counters:

- Counters are digital circuits that produce a repeated sequence of binary values on outputs
- Just like registers:
  - * Counters are built using flip-flops (plus additional combinational logic elements).
  - * To build an n-bit counter, we need n flip-flops.



- Types: ① Asynchronous Counters
  ② Synchronous Counters

(Flip flops have different clock signals)

(flip-flops share the same clock signal)

- Examples:

3-bit Asynchronous Counter





3-bit Synchronous Counter