

CSE 321a: Computer Organization (I)  
Third Year, Computer & Systems Engineering

## Assignment #2

Due date: **Thursday, November 2<sup>nd</sup>, 2017**

Two otherwise identical memory systems, **MS<sub>1</sub>** and **MS<sub>2</sub>**, have slightly different cache configurations. Both systems have a 16K-byte memory that is byte-addressable, and a unified single-level cache that is divided into 8 lines. However, the cache in the first memory system (**MS<sub>1</sub>**) is: direct-mapped, 128-bit lines, no-write-allocate, write-through, while the cache in the second memory system (**MS<sub>2</sub>**) is: 2-way set-associative, 64-bit lines, FIFO, write-allocate, write-back.

1. Show the address format for each of the two memory systems **MS<sub>1</sub>** and **MS<sub>2</sub>**.
2. Suppose the two memory systems **MS<sub>1</sub>** and **MS<sub>2</sub>** are evaluated using a simple benchmark program that contains **five 64-bit machine instructions** forming a loop that gets executed **millions of times**. The first instruction in the loop is stored in the main memory starting at location 2DB0 (hexadecimal). Only two of the five loop instructions make reference to data in main memory: the third instruction writes to location 3FB0 (hexadecimal), while the fourth instruction reads from location 3FC0 (hexadecimal). Fill up the following table according to the read and write operations that instructions make during the first **two iterations** of the loop. Assume, in both memory systems, the cache is initially empty.

Iteration		1 <sup>st</sup>						2 <sup>nd</sup>	
Instruction		1 <sup>st</sup>	2 <sup>nd</sup>	3 <sup>rd</sup>		4 <sup>th</sup>		5 <sup>th</sup>	1 <sup>st</sup> ...
<u>Fetch/Execute (F/E)</u>		F	F	F	E	F	E	F	F ...
<u>Read/Write (R/W)</u>		R	R	...	...	...	...	...	R ...
<u>Address (Hexadecimal)</u>		2DB0	2DB8	...	...	...	...	...	2DB0 ...
<b>MS<sub>1</sub></b>	<u>Line (Hexadecimal)</u>	...	...	...	...	...	...	...	...
	<u>Tag (Hexadecimal)</u>	...	...	...	...	...	...	...	...
	<u>Hit/Miss (H/M)</u>	...	...	...	...	...	...	...	...
	<u>Allocate line? (Y/N)</u>	...	...	...	...	...	...	...	...
<b>MS<sub>2</sub></b>	<u>Set (Hexadecimal)</u>	...	...	...	...	...	...	...	...
	<u>Tag (Hexadecimal)</u>	...	...	...	...	...	...	...	...
	<u>Hit/Miss (H/M)</u>	...	...	...	...	...	...	...	...
	<u>Write back? (Y/N)</u>	...	...	...	...	...	...	...	...

3. Which of the two memory systems **MS<sub>1</sub>** and **MS<sub>2</sub>** would definitely have a smaller average access time? Justify your answer based on the hit ratios, hit times, sizes, and associativity of the caches.
4. Suppose in this benchmarking experiment, the average access time of **MS<sub>1</sub>** turns out to be 72 ns. Calculate the access time of the cache used in **MS<sub>1</sub>** given that the access time of the main memory is known to be 140 ns.
5. Would it possible to use an L2 cache, whose access time is 56 ns, to reduce the average access time of **MS<sub>1</sub>** in this benchmarking experiment by 50%? Justify your answer quantitatively.