


# Ch6

1(b)


$$A=0, B=1, C_{in}=1$$



$$\Sigma = 0, C_{out} = 1$$




4



6

(a) Add/Subt = 1



In this case the circuit behaves like a subtractor (for signed numbers in the 2's comp. form)


$$\Sigma_3 \Sigma_2 \Sigma_1 \Sigma_0 = A_3 A_2 A_1 A_0 + \overline{B_3} \overline{B_2} \overline{B_1} \overline{B_0} + 1$$

$$\Sigma = A + 1's \text{ comp of } B + 1$$

$$= A + 2's \text{ comp of } B$$

$$(\Sigma = A - B)$$


(b) Add/Subt = 0



In this case the circuit behaves like the regular 4-bit adder:



$$\Sigma_3 \Sigma_2 \Sigma_1 \Sigma_0 = A_3 A_2 A_1 A_0 + B_3 B_2 B_1 B_0$$

$$\Sigma = A + B$$



$$\begin{array}{r}
 1001 \rightarrow (-7) \\
 - 1100 \rightarrow (-4) \\
 \hline
 1001 \\
 + 0100 \rightarrow 2's \text{ Comp. of } (-4) \\
 \hline
 1101 \rightarrow -3
 \end{array}$$


1's Comp. of  $(-4) + 1$




**\*** Design 1-to-2 Decoder with an active-high enable signal (E) using AND-OR Logic.

	E	A <sub>0</sub>	Z <sub>0</sub>	Z <sub>1</sub>
Disable	0	0	0	0
	0	1	0	0
Enable	1	0	1	0
	1	1	0	1

$\textcircled{1} \rightarrow E \bar{A}_0$   
 $\textcircled{1} \rightarrow E A_0$



**\*** Design a 2-to-4 Decoder with an active-high enable signal (E) using 1-to-2 Decoders.




# \* Implement Z using a binary decoder

Given:

A	B	C	Z
0	0	0	1 $\leftarrow Z_0$
0	0	1	0
0	1	0	1 $\leftarrow Z_2$
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1 $\leftarrow Z_6$
1	1	1	0

Solution:  
 Since we have 3 inputs  
 $\Rightarrow$  we need a 3-to-8 decoder



Given  $Z = A + \bar{B}$

Solution:

First convert to

standard SOP

$$Z = A(B + \bar{B}) + (\bar{A} + A)\bar{B}$$

$$= AB + A\bar{B} + \bar{A}B + A\bar{B}$$

$$= AB + A\bar{B} + \bar{A}B$$

$Z_3 \nearrow Z_2 \nearrow Z_1 \nearrow$

Since we have 2 inputs

$\Rightarrow$  we need a 2-to-4 decoder

