


2] Flip-Flops:

① Flip-flops are synchronous bistable devices as opposed to latches which are asynchronous bistable devices.

- "bistable" means that the device can reside in either of two states, one of which $Q=1$ and the other $Q=0$.
- "Asynchronous" means that the device may change its state at any point in time with any change in inputs.
- "Synchronous" means that the device can only change its state at specific points in time. These points in time are identified (or marked) by changes in a signal named clock (clk)



- Flip-flops can change its output at either the positive-edges of the clock (called positive-edge (triggered) flip-flops), or at the negative edges of the clock (called negative-edge (triggered) flip-flops) but



not both!

② We study here three types of flip-flops: (edge-triggered)

- ① S-R flip-flops
- ② D flip-flops
- ③ J-K flip-flops

① S-R Flip-Flop:

- Logic symbol:



- Truth Table:

+ve edge of the clock
(i.e. clock transition from low → high)


No +ve edge

clk	S	R	Q	Q̄
↑	0	0	Q _{prev}	Q̄ _{prev}
↑	0	1	0	1
↑	1	0	1	0
↑	1	1	?	?
↑	x	x	Q _{prev}	Q̄ _{prev}


clk	S	R	Q	Q̄
↓	0	0	Q _{prev}	Q̄ _{prev}
↓	0	1	0	1
↓	1	0	1	0
↓	1	1	?	?
↓	x	x	Q _{prev}	Q̄ _{prev}

No edge
⇒ No change

- Timing Diagram:





changes in output
can only happen
at the edge of
the clock



Synchronous
device

② D-flip flop:

- Logic symbol:





- Truth Table:

	clk	D	Q	\bar{Q}
Load \rightarrow	\uparrow	X	D	\bar{D}
Save \rightarrow	∇	X	Q_{prev}	\bar{Q}_{prev}

	clk	D	Q	\bar{Q}
	\downarrow	X	D	\bar{D}
	\downarrow	X	Q_{prev}	\bar{Q}_{prev}

③ J-K flip flop:

- Logic symbol:



- Truth Table:

No change \rightarrow
 reset \rightarrow
 set \rightarrow
 Toggle \rightarrow
 No change \rightarrow


	clk	J	K	Q	\bar{Q}
	\uparrow	0	0	Q_{prev}	\bar{Q}_{prev}
	\uparrow	0	1	0	1
	\uparrow	1	0	1	0
	\uparrow	1	1	\bar{Q}_{prev}	Q_{prev}
	∇	X	X	Q_{prev}	\bar{Q}_{prev}

	clk	J	K	Q	\bar{Q}
	\downarrow	0	0	Q_{prev}	\bar{Q}_{prev}
	\downarrow	0	1	0	1
	\downarrow	1	0	1	0
	\downarrow	1	1	\bar{Q}_{prev}	Q_{prev}
	\downarrow	X	X	Q_{prev}	\bar{Q}_{prev}

NOTE: Flip-flops might have additional i/p's for resetting and/or setting the output asynchronously, i.e., regardless of the clock

Example:

D-flip flop with clear or preset signals




	CLR	PRE	clk	D	Q	\bar{Q}
reset \rightarrow	0	X	X	X	0	1
set \rightarrow	1	0	X	X	1	0
Load \rightarrow	1	1	\uparrow	X	D	\bar{D}
Save \rightarrow	1	1	∇	X	Q_{prev}	\bar{Q}_{prev}

Applications of flip-flops:

① Registers:


- Registers are digital circuits with two basic functions:
 - ① Data storage
 - ② Data movement
- Registers are typically built using D-flip flops
- A register built using n flip-flops can store n bits.
- Types:

① Parallel-in / Parallel-out (PPPO)




- Need 1 clock cycle to save and restore data!

② Serial-In / Serial-Out (SISO)




- Need $2n-1$ clock cycles to save and restore data!

③ Serial-in / Parallel-out (SIPO)



- Need n clock cycles to save & restore data!

④ Parallel-In / Serial-Out (PISO)



- Need n clock cycles to save & restore!

② Counters :

- Counters are digital circuits that produce a repeated sequence of binary values on outputs

- Just like registers:


* counters are built using flip-flops (plus additional combinational logic elements).

* To build an n-bit counter, we need n flip-flops.


- Types : ① Asynchronous Counters

② Synchronous Counters

- Examples:



3-bit Asynchronous Counter



3-bit Synchronous Counter

