
CSE 321a

Computer Organization (1) تنظيم الحاسبات (1)



3rd year, Computer Engineering Fall 2017

Lecture #5



Dr. Hazem Ibrahim Shehata Dept. of Computer & Systems Engineering

Credits to Dr. Ahmed Abdul-Monem Ahmed for the slides

Administrivia


- Lecture:
 - —Day/Time: **Tuesday**, **9:00am 11:30am**
- Tutorial:
 - —Day/Time: **Tuesday**, **12:00pm 1:30pm**
- Assignment #1:
 - —Deadline extended to upcoming Thursday.

Website: http://hshehata.github.io/courses/zu/cse321a

Office hours: Sunday 1:00pm-2:00pm

Chapter 4. Cache Memory (cont.)

Cache Memory - Concept




Cache Memory – Design

- 1. Mapping function
- 2. Replacement algorithm
- 3. Read/Write policies
- 4. Number of caches
- Addresses
- 6. Size
- 7. Block/line size


Cache Memory – Design

- 1. Mapping function
- 2. Replacement algorithm
- 3. Read/Write policies
- 4. Number of caches
- Addresses
- 6. Size
- 7. Block/line size




(I) Direct Mapping Cache Line Table

- Number of MM blocks = M
- Number of cache lines = m



(I) Direct Mapping Tiny Example

- Main memory:
 - -1 Location $\equiv 1$ word $\equiv 1$ byte
 - —32 byte
 - \triangleright Length of address = $\log_2 32 = 5$
 - —4-byte blocks
 - \triangleright # of blocks (M) = 32 / 4 = 8
- Cache:
 - —16 byte
 - —4-bytes lines
 - \rightarrow # of lines (m) = 16 / 4 = 4



(I) Direct Mapping Address Format

- Memory address is split (based on block size) into:
 - Least significant w bits → identify word in block.
 - \triangleright w = \log_2 (# of words in block).
 - 2. Most significant s bits → identify block in MM.
 - \triangleright s = log₂ (# of blocks in MM).
 - The **s** bits are split (based on cache size) into:
 - Least significant r bits → identify cache line.
 - $ightharpoonup r = \log_2 (\# \text{ of lines in cache}).$
 - 2. Most significant s r bits $\rightarrow tag$ (identify group).
- In the "tiny example": w=2, s=3, r=2, s-r=1.

Block # (**s** bits) Word #
Tag # (**s-r** bits) Line # (**r** bits) (**w** bits)

(I) Direct Mapping Big Example

- Main memory:
 - -1 Location $\equiv 1$ word $\equiv 1$ byte
 - —16M byte
 - \triangleright Length of address = $\log_2 16M = 24$
 - —4-byte blocks
 - > # of blocks (M) = 16M / 4 = 4M
- Cache:
 - -64K byte
 - —4-bytes lines
 - \triangleright # of lines (m) = 64K / 4 = 16K

(I) Direct Mapping Big Example – Address Format

Block # (s bits)

Tag # (s-r bits)

Line # (r bits)


Word #
(w bits)


- 24-bit address
 - > s + w = (s-r) + r + w = 24
- 4-byte block → 4M-block MM
 - > w = $\log_2 4 = 2$ bits
 - \triangleright s = 24 w = 22 bits (Another way: s = log_2 4M = 22 bits)
- 64K-byte Cache → 16K-line Cache
 - $-r = \log_2 16K = 14 \text{ bits}$
 - -s-r = 22 14 = 8 bits
- Notes:
 - No 2 blocks that map to the same line have the same tag field
 - Check contents of cache by finding line and checking tag

(I) Direct Mapping Address Format Summary

- Address length = (s + w) bits.
- Number of addressable units = 2^{s+w} words.
- Block size = line size = 2^w words.
 - \triangleright w = \log_2 (# of words in block).
- Number of blocks in $MM = M = 2^{s+w}/2^w = 2^s$.
 - \triangleright s = log₂ (# of words in MM / # of words in block)
- Number of lines in cache = $m = 2^r$.
 - $r = \log_2$ (# of words in cache / # of words in line).
- Size of tag = (s r) bits.
 - \triangleright (s-r) = log₂ (# of words in MM / # of words in cache)

(I) Direct Mapping Cache Organization





(I) Direct Mapping Pros & Cons


- Simple.
- Inexpensive.
- Fixed location for given block.
 - —If a program accesses 2 blocks that map to the same line repeatedly, cache misses are very high.

(II) (Fully-)Associative Mapping

- A main memory block can load into any line of cache.
- Memory address is interpreted as tag and word.
- Tag uniquely identifies block of memory.
- Every line's tag is examined for a match.
- Cache searching gets expensive.

(II) Associative Mapping Tiny Example

- Main memory:
 - -1 Location $\equiv 1$ word $\equiv 1$ byte
 - —32 byte
 - \triangleright Length of address = $\log_2 32 = 5$
 - —4-byte blocks
 - \triangleright # of blocks (M) = 32 / 4 = 8
- Cache:
 - —16 byte
 - —4-bytes lines
 - \triangleright # of lines (m) = 16 / 4 = 4



(II) Associative Mapping Address Format

- Memory address is split (based on block size) into:
 - Least significant w bits → identify word in block.
 - \triangleright w = log₂ (# of words in block).
 - Most significant s bits → identify block in MM, and used as a tag.
 - \triangleright s = log₂ (# of blocks in MM).
- In the "tiny example": w=2, s=3.

Tag # (s bits)

Word # (w bits)

(II) Associative Mapping Big Example

- Main memory:
 - -1 Location $\equiv 1$ word $\equiv 1$ byte
 - —16M byte
 - ➤ Length of address = log₂ 16M = 24
 - —4-byte blocks
 - > # of blocks (M) = 16M / 4 = 4M
- Cache:
 - -64K byte
 - —4-bytes lines
 - \triangleright # of lines (m) = 64K / 4 = 16K

(II) Associative Mapping Big Example – Address Format

24-bit address


$$>$$
 s + w = (s-r) + r + w = 24


- 4-byte block → 4M-block cache
 - > w = $\log_2 4 = 2$ bits
 - \triangleright s = 24 w = 22 bits (Another way: s = $\log_2 4M = 22$ bits)
- Note:
 - Each cache line can store a 4-byte block and a 22-bit tag (identifying that block).
 - To find a block in cache, compare the address tag field (s) against all cache line tags until hit!!

(II) Associative Mapping Address Format Summary

- Address length = (s + w) bits.
- Number of addressable units = 2^{s+w} words.
- Block size = line size = 2^w words.
 - \triangleright w = log₂ (# of words in block).
- Number of blocks in $MM = M = 2^{s+w}/2^w = 2^s$.
 - \triangleright s = log₂ (# of words in MM / # of words in block)
- Number of lines in cache = m → unknown!
- Size of tag = s.


(II) Associative Mapping Cache Organization






(III) Set-Associative Mapping

- Cache is divided into a number of sets (v) of equal size.
- Each set contains a number of lines (k).
 - k-way set-associative mapping!
- A block b could map to any line in a set i if and only if i = b modulo v.



(III) Set-Associative Mapping Tiny Example

- Main memory:
 - -1 Location $\equiv 1$ word $\equiv 1$ byte
 - —32 byte
 - \triangleright Length of address = $\log_2 32 = 5$
 - —4-byte blocks
 - \triangleright # of blocks (M) = 32 / 4 = 8
- Cache:
 - —16 byte
 - —4-bytes lines
 - \triangleright # of lines (m) = 16 / 4 = 4
 - -2-line **sets** → k=2 → 2-way set-associative
 - \rightarrow # of sets (v) = 4 / 2 = 2



(III) Set-Associative Mapping Address Format

- Memory address is split (based on block size) into:
 - Least significant w bits → identify word in block.
 - \triangleright w = log₂ (# of words in block).
 - 2. Most significant s bits → identify block in MM.
 - \triangleright s = log₂ (# of blocks in MM).
 - The **s** bits are split (based on cache size) into:
 - 1. Least significant d bits → identify cache set.
 - \rightarrow d= \log_2 (# of sets in cache).
 - 2. Most significant $\mathbf{s} \mathbf{d}$ bits \rightarrow tag (identify group).
- In the "tiny example": w=2, s=3, d=1, s-d=2.

Block # (s bits)			Word#
Tag # (s-d bits)		Set # (d bits)	(w bits)

(III) Set-Associative Mapping Big Example

- Main memory:
 - -1 Location $\equiv 1$ word $\equiv 1$ byte
 - —16M byte
 - \triangleright Length of address = $\log_2 16M = 24$
 - —4-byte blocks
 - > # of blocks (M) = 16M / 4 = 4M
- Cache:
 - -64K byte
 - —4-bytes lines
 - \triangleright # of lines (m) = 64K / 4 = 16K
 - -2-line **sets** → k=2 → 2-way set-associative
 - \triangleright # of sets (v) = 16K / 2 = 8K

(III) Set-Associative Mapping Big Example – Address Format


Block # (s bits) Word #
Tag # (s-d bits) Set # (d bits) (w bits)

- 24-bit address
 - \triangleright s + w = (s-r) + r + w = 24
- 4-byte block
 - > w = $\log_2 4 = 2$ bits
 - > s = 24 w = 22 bits
- 64K-byte Cache → 16K-line Cache
 → 8K-set Cache
 - $-d = log_2 8K = 13 bits$
 - -s-r = 22 13 = 9 bits


(III) Set-Associative Mapping Address Format Summary

- Address length = (s + w) bits.
- Number of addressable units = 2^{s+w} words.
- Block size = line size = 2^w words.
 - \triangleright w = \log_2 (# of words in block).
- Number of blocks in $MM = M = 2^{s+w}/2^w = 2^s$.
 - \triangleright s = log₂ (# of words in MM / # of words in block)
- Number of lines in set = k → k-way set-associative
- Number of sets = v = 2^d.
- Number of lines in cache = $m = k * v = k * 2^d$.
 - \triangleright d = log₂ (# of words in cache / # of words in set).
- Size of tag = (s d) bits.
 - \triangleright (s-d) = \log_2 (# of blocks in MM / # of sets in cache).

(III) Set-Associative Mapping Cache Organization (k-way)



(III) Set-Associative Mapping Big Example – Search



Reading Material

- Stallings, Chapter 4:
 - —Pages 123 136