Report LAB4

Implementation

Decoder.v

```
wire [7-1:0]opcode;
wire [3-1:0]funct3;
assign opcode = instr_i[6:0];
assign funct3 = instr_i[14:12];
assign RegWrite = (opcode[5:3] == 3'b100)? 0 : 1;
// except for sw beg
assign Branch = (opcode[6:2] == 5'b11000)? 1 : 0 ;
assign Jump = instr_i[2];
assign WriteBack0 = (opcode[6:4] == 3'b011 || opcode[6:4] == 3'b001)? 0 : 1;
// Rtype or addi use result directly
assign WriteBack1 = instr_i[2];
assign MemRead = (opcode[6:4] == 3'b000)? 1 : 0;
assign MemWrite = (opcode[6:4] == 3'b010)? 1 : 0 ;
// only sw
assign ALUSrcA = ( opcode[3:2] == 2'b01 )? 1 : 0 ;
assign ALUSrcB = (opcode[6:4] == 3'b000 || opcode[6:4] == 3'b001 || opcode[6:4] == 3'b010 )? 1:0;
assign ALUOp[1:0] = (opcode[6:4] == 3'b110)? 2'b01 : (opcode[6:4] == 3'b011)? 2'b10 : (opcode[6:4] == 3'b001)? 2'b11 : 2'b00 ;
```

To begin with, we check whether each operation should be assigned as 0 or 1

Then, we use this classification to see the correlation in between, and write the conditional expressions.

For RegWrite, if the operation is sw or beg, it will be set to 1.

For Branch, check if the operation is branch or not.

For jump and WriteBack[1], check the third bit of the instruction to see if it is jal or jalr.

For WriteBack[0], set to 0 if the operation is R-type or addi.

For MemRead, set to 1 if the operation is lw.

For MemWrite, set to 1 if the operation is sw.

For ALUSrcA, set to 1 if the operation is jalr since it's the only instruction which needs to check src1+immediate.

For ALUSrcB, set to 1 if the operation is addi or lw or sw.

For ALUOp[1:0], set to 2'b10 if the operation is R-type, 2'b01 if branch, 2'b00 if lw or sw, and 2'b11 if addi.

Imm Gen.v


We implement this according to the sign-extension instructions given in the slides. First of all, we classify each operation type with their opcode, then assign them the correct sign extension. For addi, jalr, lw, the MSB should be extended by 21 bits, then concatenate with the following 11 bits, representing the I-immediate.

31	30	20 19	12	11	10	5	4	1	0	
		— inst[31] —			inst[3	80:25]	inst[[24:21]	inst[20]	I-immediate

For sw, MSB should also extend by 21 bits, concatenated with the following 6 bits and the 12th to 8th bit, representing the S-immediate.

· ·				2
— inst[3	31] — inst[3	30:25] inst[11:	8] inst[7]	S-immediate

For branch, the MSB should extend by 20 bits, and the concatenation part is the same as sw but the 8th bit was moved forward and the last bit is assigned with 0, representing the B-immediate.



For jal, the MSB should be extended by 12 bits, then concatenate with the 20th to 13th bit, then the 21bit, 31th to 22th bit, the last bit would be assigned to 0, representing the J-immediate.

$-\inf[31]$ $-\inf[19:12]$ $\inf[20]$ $\inf[30:25]$ $\inf[24:21]$ 0 J-immediately	iediate
---	---------

ALU_Ctrl.v

```
reg [3:0] ALU_Ctrl_o_reg;
assign ALU_Ctrl_o = ALU_Ctrl_o_reg;
always @(*) begir
    case(ALUOp)
        2'b00://lw sw => add
            ALU_Ctrl_o_reg <= 4'b0010;
        2'b01://
            ALU_Ctrl_o_reg <= 4'b0110;
        2'b10://R-type
                    4'b0000://add
                         ALU_Ctrl_o_reg <= 4'b0010;
                     4'b1000:
                         ALU_Ctrl_o_reg <= 4'b0110;
                    4'b0111:/
                         ALU_Ctrl_o_reg <= 4'b0000;
                         ALU_Ctrl_o_reg <= 4'b0001;
                     4'b0010:
                         ALU_Ctrl_o_reg <= 4'b0111;
                     default:
   ALU_Ctrl_o_reg <= 4'b0000;</pre>
        end
2'b11:
            ALU_Ctrl_o_reg <= 4'b0010;
            ALU_Ctrl_o_reg <= 4'b1111;
```

We determine the ALU control with the ALUOp, if it is a R-type instruction, we further determine them by which instruction it is.

alu.v

For ALU, set the result to 0 if the rst_n is 0, otherwise judge by the ALU_control to see which operation should be executed and saved as the result.

Simple_Single_CPU.v

```
ProgramCounter PC(
                                     .instr_i(instr[6:0]),
                                                                                                       .clk_i(clk_i),
                                                                     .src1_i(MUX_ALUSrcA_o),
    .clk_i(clk_i),
                                                                                                        .addr_i(ALU_Result),
                                     .RegWrite(RegWrite),
                                                                     .src2_i(Imm_Gen_o),
    .rst_i(rst_i),
                                     .Branch(Branch),
                                                                     .sum_o(Adder_PCReg_o)
                                                                                                        .data_i(RTdata_o),
    .pc_i(pc_i),
                                     .Jump(Jump),
                                                                                                        .MemRead_i(MemRead),
    .pc_o(pc_o)
                                     .WriteBack1(WriteBack1),
                                                                                                        .MemWrite_i(MemWrite),
                                     .WriteBack0(WriteBack0),
                                                                 MUX_2to1 MUX_PCSrc(
                                                                                                        .data_o(Data_Memory_o)
                                     .MemRead(MemRead),
                                                                     .data0_i(PcPlus4),
Adder Adder_PCPlus4(
                                     .MemWrite(MemWrite),
                                                                     .data1_i(Adder_PCReg_o),
    .src1_i(pc_o),
                                     .ALUSrcA(ALUSrcA),
                                                                     .select_i(PCSrc),
                                                                                                   MUX_2to1 MUX_WriteBack0(
    .src2_i(Imm_4),
                                     .ALUSrcB(ALUSrcB),
                                                                     .data_o(pc_i)
                                                                                                       .data0_i(ALU_Result),
                                     .ALUOp(ALUOp)
    sum_o(PcPlus4)
                                                                                                        .data1_i(Data_Memory_o),
                                                                                                        .select_i(WriteBack0),
                                                                                                        .data o(WriteBack0 o)
                                                                     .data0_i(RTdata_o),
                                     .instr_i(instr),
                                                                     .data1_i(Imm_Gen_o),
    .addr_i(pc_o),
                                     .Imm_Gen_o(Imm_Gen_o)
                                                                     .select_i(ALUSrcB),
                                                                                                   MUX_2to1 MUX_WriteBack1(
    .instr_o(instr)
                                                                      .data_o(MUX_ALUSrcB_o)
                                                                                                        .data0_i(WriteBack0_o),
                                                                                                        .data1_i(PcPlus4),
                                                                                                        .select_i(WriteBack1),
Reg_File RF(
                                                                 alu alu(
                                                                                                        .data_o(RegWriteData)
                                     .instr(ALUControlIn),
    .clk_i(clk_i),
                                                                     .rst_n(rst_i),
                                     .ALUOp(ALUOp),
    .rst_i(rst_i),
                                                                     .src1(RSdata_o),
                                     .ALU_Ctrl_o(ALUControlOut)
    .RSaddr_i(instr[19:15]),
                                                                     .src2(MUX_ALUSrcB_o),
                                                                     .ALU_control(ALUControlOut),
    .RTaddr_i(instr[24:20]),
    .RDaddr_i(instr[11:7]),
                                                                      .Zero(Zero),
                                 MUX 2to1 MUX ALUSrcA(
                                                                     .result(ALU_Result)
    .RDdata_i(RegWriteData),
                                     .data0_i(pc_o),
    .RegWrite_i(RegWrite),
                                     .data1_i(RSdata_o),
    .RSdata_o(RSdata_o),
                                     .select_i(ALUSrcA),
    .RTdata_o(RTdata_o)
                                     .data_o(MUX_ALUSrcA_o)
```

Give all correct values.

Result

```
~/110second/Computer_Organization/Lab04 on # P master
iverilog *.v -o Simple_CPU.vvp
vvp Simple_CPU.vvp -fst -sdf-verbose -lxt2
WARNING: Instr_Memory.v:15: $readmemb(Instruction.txt): Not enough words in the file for the requested range [0:64].
LXT2 info: dumpfile Simple_CPU.lxt opened for output.
CONGRATULATION!!
MMMMMMMMMWk:; lk@nnnnnnnnnnnnnnnkko;: dnmmmmmmmm
MMMMMMMMO'cONNNNNNNNNNNNNNNNNNNNNNNNNNKl'xwmmmmmmm
MMMMMMMNc'ONNNNNNNNNNNNNNNNNNNNNNNNNNN);;XMMMMMMM
MMMMMMW;,KNNNNNNNN0.xNNNNNNNNN1;NNNNNNNXc'NMMMMMM
MMMMWKl.:dxnn@lnnnd.Knnnnnnnnx.Knndknnnxc.:Kwmmmm
MMXl,cl...@NNd.:::;,:::::::;,:::.cNNX'..cc;cKMM
Wo'oXNNk.,NNNd'wwwwwwwwwwwwwwwwc:NNNc.dNNNx'cN
0;;.ONX,.:NNNo,Wk:Nwwwwwwwwwwwwoowl;NNNo.'0NK.,;k
MM0.0x,c.cNNNo,Wl.XWWWWWWWWWWWW,,Wl,KNNx.:'oK'
MMX.,.:0.lNNNo,Wo'Xwwwwwwwwwww:w\':W\'CNNO.do.,.6MM
MMMNN.ox.oxNNo,wwwwwwwwwwwwwwww\,kKNX.lk.0NMMM
MMMMO.kl.xKNNo'WwwwwNcoocKwwwwww\,kONN:;K.dMMMM
MMMMd.K:,xoKNd'WWWWWWWXOkKWWWWWWWc,kxxKo'N;:MMMM
MMMMMMWxoc.,lx,......ccc,.xo;.;odXMMMMM
MMMMMMMMk.Øk.,....cccc...dK,lMMMMMMM
MMMMMMMX'....,OMMMMMMMM
```

Problems Encountered

This lab is truly interesting to us because we have to implement a whole simple Single CPU, also, functions other than R-type are newly-increased, so we had to spend a lot of time to implement our decoder, deciding which should be assigned to 1 or 0.

Other than that, this lab is hard to debug, but fortunately there was few problem in the first version so we handled that pretty fast.

Lastly, we found that some ways of implementing the decoder is to operate them with different bits, for instance, "assign line = instr[4]^instr[5]", but our way of implementing it was to classify the instructions, find their common ground and decide by using the conditional operations for example, assign line = (opcode[6:4] == 3'b010) ? 1'b1 : 1'b0; Still, we would like to further understand if there exists some difference of efficacy when we run these two ways of implementation.