

Hsien-Hsin Sean Lee, Ph.D.

lee.sean@gmail.com
<http://hsienhsinlee.github.io>

Tel: 1-650-709-9452

EMPLOYMENT

Facebook Inc., Cambridge, MA Jan 2019 - Present
Head, AI Infrastructure Research

- Build a new research team from scratch for Facebook Infrastructure group at Boston.
- Lead a dozen of researchers to perform on high-efficiency, high-throughput, and privacy-aware machine learning research for infrastructure and systems.
- Establish academic relations with universities worldwide.

Taiwan Semiconductor Manufacturing Company, Ltd. (TSMC), Hsinchu, Taiwan April 2012 - Jan 2019
Deputy Director, Design Methodology and Kits Development Division

- Managed 5 departments (155 R&D staff under me) developing IC design methodology and process design kits (PDK) for all TSMC customers.
- Led design enablement across TSMC R&D, EDA (Synopsys, Cadence, Mentor, ANSYS, etc.), and fabless design houses.
- Technology owner of design collaterals for all TSMC process nodes and integration/packaging technologies (*e.g.*, 3DIC.)
- Technology owner of EDA tool certification programs for physical design sign-off tools, custom design flow, and SPICE simulators.
- Technology owner of Machine Learning applications to improve efficiency and quality of physical design methodology.

Georgia Institute of Technology, Atlanta, GA
Associate Professor (Tenured), School of Electrical and Computer Engineering July 2008 - June 2014
Assistant Professor, School of Electrical and Computer Engineering Aug 2002 - June 2008

- Green data centers (NSF, State of Georgia)
- 3D-IC architecture, design-for-test, physical design, & prototyping (DoD, NSF, SRC MARCO centers)
- Emerging memory architecture (IBM, Intel)
- Transactional memory and speculative multithreading (NSF)
- Secure processor architecture (NSF, DoE)
- FPGA-based accelerators and system-wide monitoring (NSF)
- Adjunct faculty member of joint degree program at Shanghai Jiao Tong University (2011) and Korea University (2008-2010).

Agere Systems, Atlanta, GA July 2001 - August 2002
Architecture Manager, StarCore DSP Technology Center of Agere Systems and Motorola, Inc.

- Managed 10 CPU/DSP architects from Lucent/Agere and Motorola.
- Owner of a 1GHz StarCore DSP architecture design for 3G infrastructure, including the VLES ISA, architecture simulators, and performance benchmarking.

Intel Corporation, Santa Clara, CA May 1999 - July 2001
Researcher, Programming Systems Lab, MRL

- Research on computation reuse of IA64 architecture.
- Exploitation of instruction-level parallelism for advanced Itanium architecture.

Intel Corporation, Folsom, CA

October 1995 - April 1999

Senior Processor Architect, Microprocessor Division 6

- Performance architect for Timna and Katmai (Pentium-III).
- Pentium III post-silicon validation.
- Pentium III SSE/prefetch instruction definition and microarchitecture development.
- Coded Microsoft Direct3D 6.1 API using SSE ISA (assembly level).
- Owner of Intel 3D Geometry Performance Roadmap.

EDUCATION

University of Michigan, Ann Arbor, MI

Ph.D. in Computer Science and Engineering

2001

Dissertation Title: *Improving Energy and Performance of Data Cache Architectures by Exploiting Memory Reference Characteristics.*

Horace H. Rackham Distinguished Dissertation Award, University of Michigan.

Nominated by University of Michigan for ACM Doctoral Thesis Award.

University of Michigan, Ann Arbor, MI

M.S.E. in Computer Science and Engineering

1994

National Tsing-Hua University, Hsinchu, Taiwan

B.S. in Electrical Engineering

1990

Valedictorian of the Class 1990

HONOR AND AWARDS

- **IEEE Fellow**, 2017. *Citation: for contributions to 3D integrated circuits and computer architecture.*
- **10-year Most Significant Paper Award**. *International Test Conference (ITC)*, 2017. (Paper 3D19)
- Class of 1934 Course Survey Teaching Effectiveness Award, Georgia Tech, 2012.
- **Best Paper Award**. *The ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS 2011)*, NY, 2011. (Paper SA1)
- IBM Faculty Award, 2011.
- **NSF CAREER Award**, 2007.
- ECE Outstanding Junior Faculty Award, Georgia Tech, 2006.
- **Department of Energy Early CAREER Principal Investigators Award**, 2005.
- **Best Paper Award**. *The 2nd Watson Conference on Interaction Between Architecture, Circuits and Compilers ($P = AC^2$)*, NY, 2005. (Paper uA5)
- **Best Paper Award**. *The 2004 ACM/IEEE International Conference on Compilers, Architecture, Synthesis for Embedded Systems (CASES-2004)*, Washington DC, 2004. (Paper SA19)
- **Horace H. Rackham Distinguished Dissertation Award**, University of Michigan, 2001.
- **Best Paper Award**. *The 33rd ACM/IEEE International Symposium on Microarchitecture (MICRO-33)*, Monterey, CA, 2000. (Paper MM12)
- Intel Foundation Fellowship, 2000-2001.
- University of Michigan Research Fellowship, 1993.
- Valedictorian of the Class 1990 of National Tsing-Hua University, 1990.
- **Chancellor Mei Yi-Chi Memorial Award**, National Tsing-Hua University, 1989.

TEACHING

Ph.D. Dissertation Supervised

- **Joshua Bruce Fryman**, *SoftCache Architecture*, College of Computing, Georgia Institute of Technology, (Co-advised with Umakishore Ramachandran), August 2005. Current position: **Senior Principal Engineer and Engineering Manager at Intel Corp**, Hillsboro, OR.
- **Weidong Larry Shi**, *Architectural Support for Protecting memory Integrity and Confidentiality*, College of Computing, Georgia Institute of Technology, April 2006. Current position: **Associate Professor**, Computer Science Department, **University of Houston**, Houston, TX.
- **Taeweon Suh**, *Integration and Evaluation of Cache Coherence Protocols for Multiprocessor SOC's*, School of Electrical and Computer Engineering, Georgia Institute of Technology, December 2006. Current position: **Professor**, Department of Computer Science and Engineering, **Korea University**, Seoul, South Korea.
- **Kiran Puttaswamy**, *Designing High-Performance Microprocessors in 3-D Integration Technology*, School of Electrical and Computer Engineering, Georgia Institute of Technology, (Co-advised with Gabriel Loh), December 2007. Current position: Staff Engineer at Esperanto Technologies, Austin, TX.
- **Chinnakrishnan Ballapuram**, *Semantic-Oriented Low Power Architecture*, School of Electrical and Computer Engineering, Georgia Institute of Technology, April 2008. Current position: **Director of Mobile Business Unit at Micron Technology**, CA.
- **Mrinmoy Ghosh**, *Microarchitectural Techniques to Reduce Energy Consumption in the Memory Hierarchy*, School of Electrical and Computer Engineering, Georgia Institute of Technology, April 2009. Current position: Performance and Capacity Engineer at Facebook, Menlo Park, CA.
- **Dong Hyuk Woo**, *Designing Heterogeneous Many-Core Processors to Provide High Performance Under Limited Power Budget*, School of Electrical and Computer Engineering, Georgia Institute of Technology, December 2010. Current position: **Technical Lead Manager (edgeTPU) at Google**, Mountain View, CA.
- **Nak Hee Seong**, *A Reliable, Secure Phase-Change Memory as Main Memory*, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2012. Current position: **Vice President at Samsung Electronics**, S. Korea.
- **Dean L. Lewis**, *Design for Pre-bond Testability in 3D Integrated Circuits*, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2012. Current position: Design Engineer at IBM, Burlington, VT.
- **Jen-Cheng Huang**, *Efficient Simulation Techniques for Large-scale Applications*, School of Electrical and Computer Engineering, Georgia Institute of Technology, (Co-advised with Hyesoon Kim), 2015. Current position: Computer Architect, Nvidia, Santa Clara, CA.
- **Sungkap Yeo**, *Holistic Power Optimization for Datacenters*, School of Electrical and Computer Engineering, Georgia Institute of Technology, (defense chaired by Tom Conte after I left), 2015. Current position: Software Engineer at Google, Pittsburgh, PA.

Master's Thesis Supervised

- Prateek Tandon, *High-Performance Advanced Encryption Standard (AES) Security Co-Processor Design*, School of Electrical and Computer Engineering, Georgia Institute of Technology, December 2003. Current position: Principal Software Engineer, Microsoft, Seattle, WA.
- Aniket Naik, *Efficient Conditional Synchronization for Transactional Memory Based System*, School of Electrical and Computer Engineering, Georgia Institute of Technology, (Co-advised with Milos Prvulovic), August 2006. Current position: Engineering Manager, Nvidia Corporation, Santa Clara, CA.

- **Fayez Mohamood**, *DLL-conscious Instruction Fetching for SMT Processors*, School of Electrical and Computer Engineering, Georgia Institute of Technology, August 2006. Current position: **Founder and CEO, Bluecore**, New York, NY.
- Richard M. Yoo, *Adaptive Transaction Scheduling for Transactional Memory Systems*, School of Electrical and Computer Engineering, Georgia Institute of Technology, April 2008. Current position: Senior Software Engineer at Google, Cambridge, MA.
- Pratik Marolia, *Watermarking FPGA Bitstream for IP Protection*, School of Electrical and Computer Engineering, Georgia Institute of Technology, April 2008. Current position: Senior System Architect at Intel Corporation, Hillsboro, OR.
- Vikas Rangaswamy Vasisht, *Architectural Support for Autonomic Protection Against Stealth by Rootkit Exploits*, School of Electrical and Computer Engineering, Georgia Institute of Technology, December 2008. Current position: CPU Performance Architect, Intel Corporation, Austin, TX.
- Manoj Balanageswaran Athreya, *Subverting Linux On-the-fly using Hardware Virtualization Technology*, School of Electrical and Computer Engineering, Georgia Institute of Technology, April 2010. Current position: Engineer, Apple, Cupertino, CA.

Notable B.S./M.S./Ph.D. Students Supervised

- Ahmad Sharif (B.S./M.S./Ph.D.), *Project: 3D Graphics Architecture and Debugging Framework*, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2006-2008. Current position: Software Engineer, Google, New York, NY.
- Eric Fountain (M.S./Ph.D.), *Project: Medical Imaging Acceleration on Multi-Core Architectures*, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2006-2012.
- Tzu-Wei (Wells) Lin (M.S./Ph.D.), *Project: 3D-MAPS Many-Core Processor Design Using 3D Integration Technology*, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2009-2014. Current position: Design Engineer, AMD, Austin, TX.
- Mohammad M. Hossain (Ph.D.), *Project: 3D-MAPS Many-Core Processor Tools and Software Design*, College of Computing, Georgia Institute of Technology, 2009-2013. Current position: Software Engineer, Google, Mountain View, CA.
- Andrei Bersatti (M.S./Ph.D.), *Project: Security Aspects in Cloud Computing*, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2009-2011.
- Guan hao Shen (Ph.D.), *Project: Memory Controller Design for 3D-MAPS Many-Core Processor System*, College of Computing, Georgia Institute of Technology, 2010-2012. Current position: MTS, AMD, Austin, TX.
- Lifeng Nai (Ph.D.), *Project: Unified Multi-Core Architecture for Transactional Memory and Speculative Multithreading*, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2011-2012. Current position: Software Engineer, Google, Mountain View, CA.
- Nishank Chandawala (M.S.), *Project: Thermal Attack by Generating Execution Hotspot on a Microprocessor*, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2006. Current position: Architecture Manager, Nvidia, Santa Clara, CA.
- Abilash Sekar (M.S.), *Project: Physical Design of a 3D-integrated Acceleration Layer*, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2008. Current position: Design Engineer, Nvidia, Santa Clara, CA.
- Abderrahim (Ali) Benquassmi (M.S.), *Project: Multi-Core Programming via Program-Based Learning*, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2009. Current position: Software Engineer, Roku, CA.
- **Junho (Jason) Bae** (B.S.), *Project: 3D Microarchitectural Floorplanning under Inductive Noise Constraint*, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2005. Current position: **Founder and CEO, Furiosa AI**, Seoul, Korea.

- Gregory Diamos (B.S.), *Project: Visualizing Architecture Simulation using Java Native Interface*, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2006. Current position: Transformer, Landing AI, CA.

PROFESSIONAL SERVICE

Professional Societies

- IEEE Fellows Committee, 2018, 2019.
- Search Committee Chair for IEEE Micro Editor-in-Chief, 2018.
- Executive Committee Member, IEEE Technical Committee on Computer Architecture, 2017 - 2019.
- Industry Advisory Board Member, IEEE Computer Society, 2016 - Present.
- Fellow, IEEE, M'96, SM'06, F'17.
- Senior Member, ACM, M'99, SM'09.
- Member, Tau Beta Pi Engineering Honor Society.

Editorial Boards

- Editorial Board Member, *IEEE Micro Magazine*, 2016 - Present.
- Guest Editor, *IEEE Micro Special Topic on Automotive Computing*, 2018.
- Associate Editor, *IEEE Transactions on Computers (IEEE TC)*, 2012 - 2015.
- Associate Editor, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD)*, 2010 - 2013.
- Associate Editor, *ACM Transactions on Architecture and Code Optimization (ACM TACO)*, 2009 - 2015.

Major Conference/Workshop Organizers

- Program Co-Chair, *the 49th ACM/IEEE International Symposium on Microarchitecture (MICRO-49)*, Taipei, Taiwan, 2016.
- Workshop Co-Chair, *International Workshop on Parallelism in Mobile Platforms (PRISM) collocated with ISCA*, 2013-2018.
- Student Travel Grant/Award Chair, *the 39th ACM/IEEE International Symposium on Computer Architecture (ISCA-39)*, Portland, OR, 2012.
- Steering Committee, *the IEEE International Symposium on Workload Characterization (IISWC 2011)*, 2011-Present.
- General Chair, *the IEEE International Symposium on Workload Characterization (IISWC 2010)*, Atlanta, GA, 2010.
- Workshop Co-Organizer, *Invited Workshop on Technology-Architecture Interaction: Emerging Technologies and their Impact on Computer Architecture, in conjunction with MICRO-43*, Atlanta, GA, 2010.
- Tutorial and Workshop Chair, *the 43rd International Symposium on Microarchitecture (MICRO-43)*, Atlanta, GA, 2010.
- Registration Chair, *the 42nd International Symposium on Microarchitecture (MICRO-42)*, New York City, 2009.
- Audio/Video Co-chair, *Embedded System Week (ESWEEK)*, Atlanta, GA, 2008.

Major Technical Program Committee

I served as a program committee member for more than 90 conferences and workshops. Here are the highlights:

- IEEE MICRO Top Picks: 2013, 2014, 2016, 2017, 2018.
- International Symposium on Computer Architecture (ISCA): 2006, 2008, 2012, 2014, 2015, 2018, 2019, 2020.
- International Symposium on Microarchtecture (MICRO): 2010, 2014, 2015, 2016 (Program Co-Chair), 2020.
- International Conference on High-Performance Computer Architecture (HPCA): 2007, 2016, 2021.
- International Conference on Computer-Aided Design (ICCAD): 2018, 2019
- Design, Automation and Test in Europe (DATE): 2013, 2014, 2015.
- Asia and South Pacific Design Automation Conference (ASP-DAC): 2012, 2013, 2014.
- International Conference on Compiler, Architectures, Synthesis for Embedded Systems (CASES): 2004, 2005, 2006, 2007, 2008.
- International Conference on Computer Design (ICCD): 2005, 2006, 2007, 2008, 2009, 2011, 2012.

SCHOLARLY ACCOMPLISHMENTS

Invention Disclosure

I hold **29 US issued patents** in the areas of memory subsystem, secure non-volatile memory, 3D-IC, and physical design.

Publication

[Datacenter, Cloud, and Multi-core Computing]

- DC1. Sungkap Yeo, Mohammad M. Hossain, Jen-Cheng Huang, and Hsien-Hsin S. Lee. "ATAC: Ambient Temperature-Aware Capping for Power Efficient Datacenters." In *Proceedings of the ACM Symposium on Cloud Computing*, pp.17.1-17.14, Seattle, WA, 2014.
- DC2. Lifeng Nai, Yinglong Xia, Ching-Yung Lin, Bo Hong, and Hsien-Hsin S. Lee. "Cache-conscious Graph Collaborative Filtering on Multi-socket Multicore Systems". In *Proceedings of the 11th ACM Conference on Computing Frontiers*, Article No. 32, Cagliari, Italy, 2014.
- DC3. Sungkap Yeo and Hsien-Hsin S. Lee. "Peeling the Power Onion of Data Centers." Chapter Three In *Energy Efficient Thermal Management of Data Centers* by Yogendra Joshi and Pramod Kumar (Editors), pp.137-168, Springer, 2012.
- DC4. Mohammad M. Hossain, Jen-Cheng Huang, and Hsien-Hsin S. Lee. "Migration Energy-Aware Workload Consolidation in Enterprise Clouds." In *Proceedings of the IEEE International Conference on Cloud Computing Technology and Science*, pp.405-410, December, 2012.
- DC5. Sungkap Yeo and Hsien-Hsin S. Lee. "SimWare: A Holistic Warehouse-scale Computer Simulator." In *IEEE Computer Special Issue on Modeling and Simulation of Smart and Green Computing Systems*, Vol. 35, No. 9, pp.48-55, 2012.
- DC6. Sungkap Yeo and Hsien-Hsin S. Lee. "Using Mathematical Modeling in Provisioning a Heterogeneous Cloud Computing Environment." In *IEEE Computer*, Vol. 44, No. 8, pp. 55-62, August, 2011.

- DC7. Mrinmoy Ghosh, Ripal Nathuji, Min Lee, Karsten Schwan, and Hsien-Hsin S. Lee. "Symbiotic Scheduling for Shared Caches in Multi-Core Systems Using Memory Footprint Signature." In *Proceedings of the 40th IEEE International Conference on Parallel Processing (ICPP-2011)*, Taipei, Taiwan, pp.11 - 20, September, 2011. (Acceptance rate = 22%, 81/363)
- DC8. Sung Woo Chung, Hsien-Hsin S. Lee, and Woo Hyong Lee. "Architecture/OS Support for Embedded Multi-core Systems." In *The Computer Journal*, vol.53, no.8, pp.1134-1135, 2010.
- DC9. Dong Hyuk Woo and Hsien-Hsin S. Lee. "PROPHET: Goal-Oriented Provisioning for Highly Tunable Multicore Processors in Cloud Computing." In *ACM SIGOPS Operating Systems Review special issue on the Interaction among the OS, Compilers, and Multicore Processors*, Vol.43, Issue 2, pp.102-103, April, 2009.
- DC10. Michael Healy, Hsien-Hsin S. Lee, Gabriel H. Loh, and Sung Kyu Lim. "Thermal optimization in Multigranularity Multi-Core Floorplanning." In *Proceedings of the 14th IEEE/ACM Asia South Pacific Design Automation Conference (ASP-DAC'09)*, pp.43-48, Yokohama, Japan, January, 2009.
- DC11. Dong Hyuk Woo and Hsien-Hsin S. Lee. "Extending Amdahl's Law for Energy-Efficient Computing in the Many-Core Era." In *IEEE Computer*, Vol.41, No.12, pp.24-31, December, 2008.
- DC12. Richard M. Yoo and Hsien-Hsin S. Lee, "Adaptive Transaction Scheduling for Transactional Memory Systems." In *Proceedings of the 20th ACM Symposium on Parallelism in Algorithms and Architectures (SPAA) in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines*, pp. 169-178, Munich, Germany, 2008.
- DC13. Richard M. Yoo, Yang Ni, Adam Welc, Bratin Saha, Ali-Reza Adl-Tabatabai, and Hsien-Hsin S. Lee, "Kicking the Tires of Software Transactional Memory: Why the Going Gets Tough." In *Proceedings of the 20th ACM Symposium on Parallelism in Algorithms and Architectures (SPAA) in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines*, pp.265-274, Munich, Germany, 2008.
- DC14. Richard M. Yoo and Hsien-Hsin S. Lee. "Helper Transactions: Enabling Thread-Level Speculation via A Transactional Memory System." In *Workshop on Parallel Execution of Sequential Programs on Multi-core Architectures (PESPMA) in Conjunction with ACM/IEEE International Symposium on Computer Architecture (ISCA-35)*, Beijing, China, June 2008.
- DC15. Taeweon Suh, Daehyun Kim, and Hsien-Hsin S. Lee, "Cache Coherence Support for Non-Shared Bus Architecture on Heterogeneous MP SoCs." In *Proceedings of the 42nd Design Automation Conference (DAC-42)*, pp.553-558, Anaheim, California, June 2005. (acceptance rate=20%)
- DC16. Taeweon Suh, Hsien-Hsin S. Lee, and Douglas M. Blough, "Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems. Part 2." In *IEEE MICRO special issue on Embedded Systems: Architecture, Design and Tools*, pp.70-78, September/October 2004.
- DC17. Taeweon Suh, Hsien-Hsin S. Lee, and Douglas M. Blough, "Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems. Part 1." In *IEEE MICRO special issue on Embedded Systems: Architecture, Design and Tools*, pp.33-41, July/August 2004.
- DC18. Taeweon Suh, Douglas M. Blough and Hsien-Hsin S. Lee, "Supporting Cache Coherence in Heterogeneous Multiprocessor Systems." In *Proceedings of the Design Automation and Test in Europe Conference (DATE'04)*, pp.1150-1155, Paris, France, February 2004. (acceptance rate = 23.2%, 181/780)

[GPU and Heterogeneous Architecture]

- GP1. Jen-Cheng Huang, Joo Hwan Lee, Hyesoon Kim, and Hsien-Hsin S. Lee. "GPUMech: GPU Performance Modeling Technique Based on Interval Analysis." In *Proceedings of the 47th IEEE/ACM International Symposium on Microarchitecture (MICRO-47)*, pp.268-279, Cambridge, England, December, 2014.
- GP2. Jen-Cheng Huang, Lifeng Nai, Hyesoon Kim, and Hsien-Hsin S. Lee. "TBPoint: Reducing Simulation Time for Large Scale GPGPU Kernels." In *Proceedings of the 28th International Parallel and Distributed Processing Symposium (IPDPS)*, pp.437-446, Phoenix, AZ, 2014.

- GP3. Hong Jun Choi, Dong Oh Son, Seung Gu Kang, Jong Myon Kim, Hsien-Hsin S. Lee, and Cheol Hong Kim. "An Efficient Scheduling Scheme Using Estimated Execution Time for Heterogeneous Computing Systems." In *Journal of Supercomputing*, 65(2), pp.886-902, 2013.
- GP4. Abderrahim Benquassmi, Eric Fontaine, and Hsien-Hsin S. Lee. "Parallelization of Katsevich CT Image Reconstruction Algorithm on Generic Multi-Core Processors and GPGPU." In *GPU Computing GEMS, Section 10 Medical Imaging, Chapter 31*, Wen-Mei Hwu (editor-in-chief), pp.659-677, Morgan Kaufmann Publishers, 2011.
- GP5. Dong Hyuk Woo and Hsien-Hsin S. Lee. "COMPASS: A Programmable Data Prefetcher Using Idle GPU Shaders." In *Proceedings of the 16th IEEE International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XV)*, pp.297-309, Pittsburgh, PA, March, 2010. (Acceptance rate = 17.7%, 32/181)
- GP6. Ahmad Sharif and Hsien-Hsin S. Lee. "Total Recall: A Debugging Framework for GPUs." In *Proceedings of the ACM SIGGRAPH/Eurographics Workshop of Graphics Hardware (GH-08)*, pp.13-20, Sarajevo, Bosnia-Herzegovina, June, 2008.
- GP7. Eric Fontaine and Hsien-Hsin S. Lee, "Optimizing Katsevich Image Reconstruction Algorithm on Multicore Processors." In *Proceedings of the 13th IEEE International Conference on Parallel and Distributed Systems (ICPADS-07)*, Hsinchu, Taiwan, December, 2007.
- GP8. Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, Marsha Eng, and Hsien-Hsin S. Lee, "POD: A Parallel On-Die Architecture." In *Proceedings of the 11th Annual Workshop on High Performance Embedded Computing (HPEC)*, Lexington, Massachusetts, September, 2007. (**Award Session**)
- GP9. Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, and Hsien-Hsin S. Lee. "Chameleon: Virtualizing Idle Acceleration Cores of A Heterogeneous Multi-Core Processor for Caching and Prefetching." In *ACM Transactions on Architecture and Code Optimization*, vol.7, no.1, pp.1-35, April, 2010.

[Security Architecture and Dependable Systems]

- SA1. Jen-Cheng Huang, Matteo Monchiero, Yoshio Turner, and Hsien-Hsin S. Lee. "Ally: OS-Transparent Packet Inspection Using Sequestered Cores." In *Proceedings of the ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS-11)*, pp. 1 - 11, Brooklyn, NY, October, 2011. (Acceptance rate = 32%, 20/62) (**Best Paper Award of ANCS-11.**)
- SA2. Jun Yang, Lan Gao, Youtao Zhang, Marek Chrobak, and Hsien-Hsin S. Lee. "A Low-Cost Memory Remapping Scheme for Address Bus Protection" In *Journal of Parallel and Distributed Computing*, vol.70, issue 5, pp.443-457, May 2010.
- SA3. Vikas R. Vasisht and Hsien-Hsin S. Lee. "SHARK: Architectural Support for Autonomic Protection Against Stealth by Rootkit Exploits." In *Proceedings of the 41st ACM/IEEE International Symposium on Microarchitecture (MICRO-41)*, pp.106-116, Lake Como, Italy, November, 2008. (Acceptance rate = 19%, 40/210.)
- SA4. Weidong Shi and Hsien-Hsin S. Lee, "Accelerating Memory Decryption and Authentication with Frequent Value Prediction." In *Proceedings of the ACM International Conference on Computing Frontiers (CF'07)*, pp.35-46, Ischia, Italy, May, 2007.
- SA5. Weidong Shi, Chenghuai Lu, and Hsien-Hsin S. Lee, "Memory-centric Security Architecture." Invited article. In *Transactions of High Performance Embedded Architectures and Compilers*, Vol.1, pp.95-115, 2007. Springer Verlag.
- SA6. Dong Hyuk Woo and Hsien-Hsin S. Lee, "Analyzing Performance Vulnerability due to Resource Denial-of-Service Attack on Chip Multiprocessors." In *Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMPMSI) in conjunction with the 13th International Symposium on High-Performance Computer Architecture (HPCA-13)*, Phoenix, Arizona, February, 2007.
- SA7. Weidong Shi, and Hsien-Hsin S. Lee, "Authentication Control Point and its Implications for Secure Processor Design." In *Proceedings of the ACM/IEEE International Symposium on Microarchitecture (MICRO-39)*, pp.103-112, Orlando, Florida, December, 2006. (acceptance rate = 24.1%, 42/174)

- SA8. Chenghuai Lu, Tao Zhang, Weidong Shi, and Hsien-Hsin S. Lee, "M-TREE: A High Efficiency Security Architecture for Protecting Integrity and Privacy of Software." In *Journal of Parallel and Distributed Computing, Special Issue on Security in Grid and Distributed Systems*, Vol.66, Issue 9, pp.1116-1128, 2006. (acceptance rate =12.2%, 10/82.)
- SA9. Weidong Shi, Hsien-Hsin S. Lee, Richard M. Yoo, and Alexandra Boldyreva, "A Digital Rights Enabled Graphics Processing System." In *Proceedings of the ACM SIGGRAPH/Eurographics Workshop of Graphics Hardware*, pp.17-26, Vienna, Austria, September 2006. (acceptance rate = 31.1%, 14/45)
- SA10. Lan Gao, Jun Yang, Marek Chrobak, Youtao Zhang, San Nguyen, and Hsien-Hsin S. Lee, "A Low-cost Memory Remapping Scheme for Address Bus Protection." In *Proceedings of the 15th International Conference on Parallel Architecture and Compilation Techniques (PACT'06)*, pp.74-83, Seattle, WA, September 2006. (acceptance rate = 25.6%, 30/117)
- SA11. Weidong Shi, Hsien-Hsin S. Lee, Laura Falk, and Mrinmoy Ghosh, "An Integrated Framework for Dependable and Revivable Architecture Using Multicore Processors." In *Proceedings of the 33rd International Symposium on Computer Architecture (ISCA-33)*, pp.102-113, Boston, MA, June 2006. (acceptance rate = 13%, 31/231)
- SA12. Weidong Shi, Joshua B. Fryman, Guofei Gu, Hsien-Hsin S. Lee, Youtao Zhang, and Jun Yang, "InfoShield: A Security Architecture for Protecting Information Usage in Memory." In *Proceedings of the 12th International Conference on High Performance Computer Architectures (HPCA-12)*, pp.225-234, Austin, Texas, February 2006. (acceptance rate=14%)
- SA13. Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, and Mrinmoy Ghosh, "Towards the Issues in Architectural Support for Protection of Software Execution." In *ACM SIGARCH Computer Architecture News*, Vol. 33, Issue 1, pp.6-15, March 2005.
- SA14. Weidong Shi, Chenghuai Lu, and Hsien-Hsin S. Lee, "Memory-centric Security Architecture." In *Proceedings of the 2005 International Conference on High Performance Embedded Architectures and Compilers (HiPEAC 2005)*, pp.153 - 168, Barcelona, Spain, November 2005. (acceptance rate=20.2%, 17/84)
- SA15. Weidong Shi, Hsien-Hsin S. Lee, Guofei Gu, Mrinmoy Ghosh, Laura Falk, and Trevor Mudge, "Intrusion Tolerant and Self-recoverable Network Service System Using Security Enhanced Chip Multiprocessor." In *Proceedings of the 2nd IEEE International Conference on Autonomic Computing (ICAC-05)*, pp.263-273, Seattle, WA, June 2005. (acceptance rate of regular papers = 16.7%, 25/150)
- SA16. Weidong Shi, Hsien-Hsin S. Lee, Mrinmoy Ghosh, Chenghuai Lu, and Alexandra Boldyreva, "High Efficiency Counter Mode Security Architecture via Prediction and Precomputation." In *Proceedings of the 32nd International Symposium on Computer Architecture (ISCA-32)*, pp.14-24, Madison, Wisconsin, June 2005. (acceptance rate = 23.2%, 45/194)
- SA17. Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu and Tao Zhang, "Attacks and Risk Analysis for Hardware Supported Software Copy Protection Systems." In *Proceedings of the 4th ACM Workshop on Digital Right Management (DRM'2004)*, pp.54-62, Washington D.C., October 2004.
- SA18. Weidong Shi, Hsien-Hsin S. Lee, Mrinmoy Ghosh, and Chenghuai Lu, "Architectural Support for High Speed Authentication of Shared Memory in Multiprocessor Systems." In *Proceedings of the International Conference on Parallel Architecture and Compilation Techniques (PACT'04)*, pp. 123 - 134, Antibes Juan-les-Pins, France, September 2004. (acceptance rate = 18.8%, 23/122)
- SA19. Xiaotong Zhuang, Tao Zhang, Hsien-Hsin S. Lee and Santosh Pande, "Hardware Assisted Control Flow Obfuscation for Embedded Processors." In *Proceedings of the International Conference on Compilers, Architecture, Synthesis for Embedded Systems (CASES'04)*, pp. 292 - 302, Washington D.C., September 2004. (acceptance rate=25.2%, 31/123) . **(Best Paper Award of CASES 2004.)**
- SA20. Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, and Mrinmoy Ghosh, "Toward the Issues in Architectural Support for Protection of Software Execution." In *Workshop on Architectural Support for Security and Anti-Virus (WASSA) in conjunction with the 11th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XI)*, pp.1-9, Boston, Massachusetts, October 2004.

[Energy Efficient Design]

- EE1. Mrinmoy Ghosh, Simon Ford, Emre Ozer, Stuart Biles, and Hsien-Hsin S. Lee. "Way Guard: A Segmented Counting Bloom Filter Approach to Reducing Energy for Set-Associative Caches." In *Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED-09)*, pp.165-170, San Francisco, CA, August, 2009. (Selected as one of seven papers of ISLPED highlight for publicity and press.)
- EE2. Hrishikesh Amur, Ripal Nathuji, Mrinmoy Ghosh, Karsten Schwan, and Hsien-Hsin S. Lee. "IdlePower: Application-Aware Management of Processor Idle States." In *Workshop on Managed Many-Core Systems (MMCS) co-located with ACM/IEEE International Symposium on High Performance Distributed Computing (HPDC)*, Boston, MA, June, 2008.
- EE3. Chinnakrishnan S. Ballapuram, Ahmad Sharif, and Hsien-Hsin S. Lee, "Exploiting Access Semantics and Program Behavior to Reduce Snoop Power in Chip Multiprocessors." In *Proceedings of the 13th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XIII)*, pp.60-69, Seattle, WA, 2008. (acceptance rate = 31/127, 24.4%)
- EE4. Chinnakrishnan S. Ballapuram and Hsien-Hsin S. Lee, "Improving TLB Energy for Java Applications on JVM." In *Proceedings of the International Symposium on Systems, Architectures, Modeling and Simulation (SAMOS VIII)*, pp.218-223, Samos, Greece, 2008.
- EE5. Mrinmoy Ghosh and Hsien-Hsin S. Lee, "Virtual Exclusion: An Architectural Approach to Reducing Leakage Energy in Caches for Multiprocessor Systems." In *Proceedings of the 13th IEEE International Conference on Parallel and Distributed Systems (ICPADS-07)*, Hsinchu, Taiwan, December, 2007.
- EE6. Dong Hyuk Woo, Mrinmoy Ghosh, Emre Ozer, Stuart Biles and Hsien-Hsin S. Lee, "Reducing Energy of Virtual Cache Synonym Lookup using Blooming Filters." In *Proceedings of the International Conference on Compilers, Architecture, Synthesis for Embedded Systems (CASES'06)*, pp.179-189, Seoul, Korea, October, 2006. (Regular paper acceptance rate = 24.3%, 25/103)
- EE7. Chinnakrishnan S. Ballapuram, Kiran Puttaswamy, Gabriel H. Loh and Hsien-Hsin S. Lee, "Entropy-based Low Power Data TLB Design." In *Proceedings of the International Conference on Compilers, Architecture, Synthesis for Embedded Systems (CASES'06)*, pp.304-311, Seoul, Korea, October, 2006. (Short paper acceptance rate = 39.8%, 41/103)
- EE8. Mrinmoy Ghosh and Hsien-Hsin S. Lee, "DRAMdecay: Using Decay Counters to Reduce Energy Consumption in DRAMs." In *Proceedings of the 3rd Watson Conference on Interaction between Architecture, Circuits and Compilers (PAC²)*, Yorktown Heights, NY, October, 2006.
- EE9. Mrinmoy Ghosh, Emre Ozer, Stuart Biles, and Hsien-Hsin S. Lee, "Efficient System-on-Chip Energy Management with a Segmented Bloom Filter." In *Proceedings of the Architecture of Computing Systems (ARCS'05)*, pp.283-297, Frankfurt, Germany, March 2006. (acceptance rate = 21%)
- EE10. Chinnakrishnan S. Ballapuram, Hsien-Hsin S. Lee, and Milos Prvulovic, "Synonymous Address Compaction for Energy Reduction in Data TLB." In *Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED-05)*, pp.357-362, San Diego, California, August 2005. (acceptance rate=22%, 53/233)
- EE11. Mrinmoy Ghosh, Weidong Shi, and Hsien-Hsin S. Lee, "CoolPression — A Hybrid Significance Compression Technique for Reducing Energy in Caches." In *Proceedings of the IEEE International System-On-Chip Conference (SOCC-2004)*, pp. 399 - 402, Santa Clara, California, September, 2004.
- EE12. Yuvraj S. Dhillon, Abdulkadir U. Diril, Abhijit Chatterjee, and Hsien-Hsin S. Lee, "An Algorithm for Achieving Minimum Energy Consumption in CMOS Circuits Using Multiple Supply and Threshold Voltages at the Module Level." In *Digest of Technical Papers of the International Conference on Computer-Aided Design (ICCAD-03)*, pp.693-700, San Jose, California, November 2003. (acceptance rate = 26%, 130/490)
- EE13. Joshua B. Fryman, Chad M. Huneycutt, Hsien-Hsin S. Lee, Kenneth M. Mackenzie and David E. Schimmel, "Energy Efficient Network Memory for Ubiquitous Devices." In *IEEE MICRO special issue on Power Complexity Aware Design*, pp. 60-70, September/October 2003.

- EE14. Hsien-Hsin S. Lee and Chinnakrishnan S. Ballapuram, "Energy Efficient D-TLB and Data Cache using Semantic-Aware Multilateral Partitioning." In *Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED'03)*, pp. 306-311, Seoul, Korea, August 2003. (acceptance rate = 24.4%, 54/221)
- EE15. Hsien-Hsin S. Lee, Joshua B. Fryman, A. Utku Diril, and Yuvraj S. Dhillon, "The Elusive Metric for Low-Power Architecture Research." In *Workshop on Complexity-Effective Design (WCED-03) held in conjunction with the 30th ACM/IEEE International Symposium on Computer Architecture (ISCA-30)*, San Diego, California, June 2003. (acceptance rate=25%)
- EE16. Hsien-Hsin S. Lee and Gary S. Tyson, "Region-based Caching: an Energy-Delay Efficient Memory Architecture for Embedded Processors." In *Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES'00)*, pp.120-127, San Jose, California, November, 2000.

[Memory Systems]

- MM1. Nak Hee Seong, Sungkap Yeo, and Hsien-Hsin S. Lee. "Tri-Level-Cell Phase Change Memory: Toward an Efficient and Reliably Memory System." In *Proceedings of the 40th International Symposium on Computer Architecture (ISCA-40)*. Pp.440-451, Tel-Aviv, Israel, June, 2013.
- MM2. Sungkap Yeo, Nak Hee Seong, and Hsien-Hsin S. Lee. "Can Multi-Level Cell PCM Be Reliable and Usable? Analyzing the Impact of Resistance Drift." In the 10th Annual Workshop on Duplicating, Deconstructing and Debunking in conjunction with the 39th International Symposium on Computer Architecture, Portland, OR, June, 2012.
- MM3. Nak Hee Seong, Dong Hyuk Woo, Vijayalakshmi Srinivasan, Jude A. Rivers, and Hsien-Hsin S. Lee. "SAFER: Stuck-At-Fault Error Recovery for Memories." In *Proceedings of the 43rd ACM/IEEE International Symposium on Microarchitecture (MICRO-43)*, pp.115-124, Atlanta, Georgia, December, 2010. (Acceptance rate = 18%, 45/248)
- MM4. Ahmad Sharif and Hsien-Hsin S. Lee, "Data Prefetching by Exploiting Global and Local Access Patterns." In *Journal of Instruction-Level Parallelism, Special Issue: The First JILP Data Prefetching Championship (DPC-1)*, Volume 13, 2011. ISSN 1942-9525.
- MM5. Nak Hee Seong, Dong Hyuk Woo, and Hsien-Hsin S. Lee. "Security Refresh: Prevent Malicious Wear-out and Increase Durability for Phase-Change Memory with Dynamically Randomized Address Mapping." In *IEEE MICRO special issue on Top Picks from the Computer Architecture Conferences of 2010*, pp.119-127, January/February, 2011.
- MM6. Nak Hee Seong, Dong Hyuk Woo, and Hsien-Hsin S. Lee. "Security Refresh: Prevent Malicious Wear-out and Increase Durability for Phase-Change Memory with Dynamically Randomized Address Mapping." In *Proceedings of the 37th IEEE International Symposium on Computer Architecture (ISCA-37)*, pp.383-394, Saint-Malo, France, June, 2010. (Acceptance rate = 18%, 44/245)
- MM7. Ahmad Sharif and Hsien-Hsin S. Lee. "Data Prefetching Mechanism by Exploiting Global and Local Access Patterns" In *The First Journal of Instruction-Level Parallelism Data Prefetching Championship (DPC-1) in conjunction with the 15th IEEE International Symposium on High Performance Computer Architecture (HPCA-15)*, Raleigh, North Carolina, February, 2009.
- MM8. Mrinmoy Ghosh and Hsien-Hsin S. Lee, "Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs." In *Proceedings of the 40th IEEE/ACM International Symposium on Microarchitecture (MICRO-40)*, pp.134-145, Chicago, IL, December, 2007. (acceptance rate = 35/166 = 21%)
- MM9. Xiaotong Zhuang and Hsien-Hsin S. Lee, "Reducing Cache Pollution via Dynamic Data Prefetch Filtering." In *IEEE Transactions on Computers*, Vol.56, No.1, pp.18-31, January, 2007.
- MM10. Xiaotong Zhuang and Hsien-Hsin S. Lee, "A Hardware Based Cache Pollution Filtering Mechanism for Aggressive Prefetches." In *Proceedings of the International Symposium on Parallel Processing (ICPP-03)*, pp.286-293, Kaohsiung, Taiwan, October 2003. (acceptance rate = 20% in architecture track)

- MM11. Hsien-Hsin S. Lee, Gary S. Tyson, and Matthew K. Farrens, "Bandwidth Utilization using Eager Writeback." *Journal of Instruction-Level Parallelism*, Vol. 4, 2001.
- MM12. Hsien-Hsin S. Lee, Gary S. Tyson, and Matthew K. Farrens, "Eager Writeback - a Technique for Improving Bandwidth Utilization." In *Proceedings of the 33rd ACM/IEEE International Symposium on Microarchitecture (MICRO-33)*, pp.11-21, Monterey, California, December, 2000. (**Best Paper Award of MICRO-33.**)
- MM13. *Intel Architecture Software Optimization Reference Manual*, Intel Literature Center, order number: 245127-001, August, 1998. (Author of Chapter 6: Optimizing Cache Utilization for Pentium III Processor, pp.6-1 to pp.6-30, and Appendix A: The Mathematics of Prefetch Scheduling Distance, pp.F-1 to pp.F-12.)

[3DIC Design and Test]

- 3D1. Tianjian Li, Yan Han, Hsien-Hsin S. Lee, and Li Jiang. "Fault Clustering Technique for 3D Memory BISR," In *ACM/IEEE Design Automation & Test in Europe*, Lausanne, Switzerland, March, 2017.
- 3D2. Daehyun Kim, Krit Athikulwongse, Michael B. Healy, Mohammad M. Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Shreepad Panth, Mohit Pathak, Minzhen Ren, Guan hao Shen, Taigon Song, Dong Hyuk Woo, Xin Zhao, Joungho Kim, Ho Choi, Gabriel H. Loh, Hsien-Hsin S. Lee, Sung Kyu Lim. "Design and Analysis of 3D-MAPS (3D Massively Parallel Processor with Stacked Memory)." In *IEEE Transactions on Computers*, 64(1), pp.112-125, 2015.
- 3D3. Dong Hyuk Woo, Nak Hee Seong, and Hsien-Hsin S. Lee. "Pragmatic Integration of An SRAM Row Cache in Heterogeneous 3D DRAM Architecture using TSV." In *IEEE Transactions on Very Large Scale Integrated Circuits and Systems*, Vol.21, No.1, pp.1-13, January 2013.
- 3D4. Dae Hyun Kim, Krit Athikulwongse, Michael B. Healy, Mohammad M. Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Shreepad Panth, Mohit Pathak, Minzhen Ren, Guan hao Shen, Taigon Song, Dong Hyuk Woo, Xin Zhao, Joungho Kim, Ho Choi, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "3D-MAPS: 3D Massively Parallel Processor with Stacked Memory." In *Technical Digest of the IEEE International Solid-State Circuits Conference (ISSCC)*, pp.188 - 190, San Francisco, CA, 2012.
- 3D5. Hong Jun Choi, Young Jin Park, Hsien-Hsin Lee, and Cheol Hong Kim. "Adaptive Dynamic Frequency Scaling for Thermal-Aware 3D Multi-core Processors." In the *Proceedings of the 12th International Conference on Computational Science and Its Applications*, pp.602-612, Salvador de Bahia, Brazil, 2012.
- 3D6. Xiaodong Wang, Dilip Vasudevan, and Hsien-Hsin S. Lee. "Global Built-In Self-Repair for 3-D Memories with Redundancy Sharing and Parallel Testing." In *IEEE International 3D System Integration Conference (3DIC-12)*, Osaka, Japan, 2012.
- 3D7. Dean L. Lewis, Shreepad Panth, Xin Zhao, Sung Kyu Lim, and Hsien-Hsin S. Lee. "Designing 3D Test Wrappers for Pre-bond and Post-bond Test of 3D Embedded Cores." In *Proceedings of the XXIX IEEE International Conference on Computer Design (ICCD-11)*, pp.90 - 95, University of Massachusetts, Amherst, USA, October, 2011.
- 3D8. Xin Zhao, Dean Lewis, Hsien-Hsin S. Lee, and Sung Kyu Lim, "Low-Power Clock Tree Design for Pre-Bond Testing of 3D Stacked ICs." In *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, Vol.30, No.5, pp.732-745, 2011.
- 3D9. Dong Hyuk Woo, Nak Hee Seong, and Hsien-Hsin S. Lee. "Heterogeneous Die Stacking of SRAM Row Cache and 3-D DRAM: An Empirical Design Evaluation." In *Proceedings of the 54th IEEE International Midwest Symposium on Circuits and Systems*, pp.1 - 4, Seoul, Korea, August, 2011. (An invited paper.)
- 3D10. Dong Hyuk Woo, Nak Hee Seong, Dean L. Lewis, and Hsien-Hsin S. Lee. "An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive, High-Density TSV Bandwidth." In *Proceedings of the*

- 16th IEEE International Symposium on High-Performance Computer Architecture (HPCA-16)*, pp.429-440, Bangalore, India, January, 2010. (Acceptance rate = 18%)
- 3D11. Michael B. Healy, Krit Athikulwongse, Rohan Goel, Mohammad M. Hossain, Dae Hyun Kim, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Moongon Jung, Brian Ouellette, Mohit Pathak, Hemant Sane, Guanhao Shen, Dong Hyuk Woo, Xin Zhao, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "Design and Analysis of 3D-MAPS: A Many-Core 3D Processor with Stacked Memory." In *Proceedings of the IEEE Custom Integrated Circuits Conference (CICC)*, San Jose, California, September, 2010.
- 3D12. Dean Lewis, Michael Healy, Mohammad Hossain, Tzu-Wei Lin, Mohit Pathak, Hemant Sane, Sung Kyu Lim, Gabriel Loh, and Hsien-Hsin S. Lee. "Design and test of 3D-MAPS, a 3D Die-Stack Many-Core Processor." In *the First IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (poster)*, Austin, Texas, November, 2010.
- 3D13. Hsien-Hsin S. Lee and Krishnendu Chakrabarty. "Test Strategies for 3D Integrated Circuits." In *IEEE Design & Test of Computers, Special Issue on 3D IC Design and Test*, vol.26, no.5, pp.26-35, September/October, 2009.
- 3D14. Xin Zhao, Dean L. Lewis, Hsien-Hsin S. Lee, and Sung Kyu Lim. "Pre-bond Testable Low-Power Clock Tree Design for 3D Stacked ICs" In *Proceedings of the 2009 International Conference on Computer-Aided Design (ICCAD-09)*, pp.184-190, San Francisco, CA, November, 2009. (**Nominated for the Best Paper Award.**)
- 3D15. Dean L. Lewis and Hsien-Hsin S. Lee. "Architectural Evaluation of 3D Stacked RRAM Caches" In *Proceedings of the IEEE International 3D Systems Integration Conference (3DIC-09)*, pp.1-4. San Francisco, CA, September, 2009.
- 3D16. Dean L. Lewis and Hsien-Hsin S. Lee. "Testing Circuit-Partitioned 3D IC Designs." In *Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI-09)*, pp.139-144, Tampa, FL, May, 2009.
- 3D17. Dean L. Lewis, Sudhakar Yalamanchili, and Hsien-Hsin S. Lee. "High Performance Non-blocking Switch Design in 3D Die-Stacking Technology." In *Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI-09)*, pp.25-30, Tampa, FL, May, 2009.
- 3D18. Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, Marsha Eng, and Hsien-Hsin S. Lee. "POD: A 3D-integrated Broad-Purpose Acceleration Layer." In *IEEE MICRO special issue on Accelerator Architectures*, pp.28-40, July/August, 2008.
- 3D19. Dean L. Lewis, and Hsien-Hsin S. Lee, "A Scan-Island Based Design Enabling Pre-bond Testability in Die-Stacking Microprocessors." In *Proceedings of the International Test Conference (ITC 2007)*, pp. 1-8, Santa Clara, CA, October, 2007. (**ITC-2017 10-year Most Significant Paper Award**)
- 3D20. Michael Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, and Gabriel H. Loh, "Multi-Objective Microarchitectural Floorplanning For 2D and 3D ICs." In *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, Vol.26, No.1, pp.38-52, 2007.

[Generic Microarchitecture]

- uA1. Fayez Mohamood, Mrinmoy Ghosh, and Hsien-Hsin S. Lee. "DLL-Conscious Instruction Fetch Optimization for SMT Processors." In *Journal of Systems Architecture*, 54, pp.1089-1100, 2008.
- uA2. Eric Fontaine and Hsien-Hsin S. Lee. "Bicephaly: Maximizing Bandwidth by Duplexing Power and Data. In *Workshop on Wild and Crazy Ideas (WACI-VI) in conjunction with the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XIII)*, Seattle, WA, 2008.
- uA3. Fayez Mohamood, Michael Healy, Sung Kyu Lim, and Hsien-Hsin S. Lee, "A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design." In *Proceedings of the ACM/IEEE*

- International Symposium on Microarchitecture (MICRO-39)*, pp. 3-14, Orlando, Florida, December, 2006. (acceptance rate = 24.1%, 42/174)
- uA4. Mongkol Ekpanyapong, Jacob Minz, Thaisiri Watwai, Hsien-Hsin S. Lee, and Sung Kyu Lim, "Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design." In *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol.25, No.7, pp.1289-1300, July, 2006.
- uA5. Fayez Mohamood, Mrinmoy Ghosh and Hsien-Hsin S. Lee, "DLL-Conscious Instruction Fetch Optimization for SMT Processors." In *Proceedings of the 2nd Watson Conference on Interaction Between Architecture, Circuits and Compilers (P = AC²)*, pp.143-152, Yorktown Heights, New York, September 2005. . (**Best Paper Award of P = AC².**)
- uA6. Mongkol Ekpanyapong, Sung Kyu Lim, Chinnakrishnan Ballapuram, and Hsien-Hsin S. Lee, "Wire-driven Microarchitectural Design Space Exploration," In *Proceedings of the 2005 IEEE International Symposium on Circuits and Systems (ISCAS-05)*, pp.1867-1870, Kobe, Japan, May 2005.
- uA7. Mongkol Ekpanyapong, Pinar Korkmaz, and Hsien-Hsin S. Lee, "Choice Predictor for Free." In *Proceedings of the 9th IEEE Asia-Pacific Computer Systems Architecture Conference (ACSAC-2004)*, pp.399 - 413, Beijing, China, September 2004.
- uA8. Mikhail Smelyanskiy, Scott A. Mahlke, Edward S. Davidson, and Hsien-Hsin S. Lee, "Predicate-aware Scheduling: A Technique for Reducing Resource Constraints." In *Proceedings of the First Annual IEEE/ACM International Symposium on Code Generation and Optimization (CGO-2003)*, pp.168-177, Fisherman's Wharf, San Francisco, California, March 2003. (acceptance rate = 35.4%)
- uA9. Hsien-Hsin S. Lee, Mikhail Smelyanskiy, Chris J. Newburn, and Gary S. Tyson, "Stack Value File: Custom Microarchitecture for the Stack." In *Proceedings of the 7th IEEE International Symposium on High Performance Computer Architecture (HPCA-7)*, pp.5-14, Monterrey, Mexico, January, 2001. (acceptance rate = 23.6%, 26/110)
- uA10. Paul Zagacki, Deep Buch, Emile Hsieh, Daniel Melaku, Vladimir Pentkovski, and Hsien-Hsin Lee, "Architecture of a 3D Software Stack for Peak Pentium III Processor Performance." *Intel Technology Journal*, Volume 3, Issue 2, May, 1999.

[FPGA]

- FP1. Taeweon Suh, Shih-Lien L. Lu, and Hsien-Hsin S. Lee, "An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems" In *Proceedings of the 17th IEEE International Conference on Field Programmable Logic and Applications (FPL 2007)*, pp. 47-53, Amsterdam, The Netherlands, August, 2007. (acceptance rate = 21%) (**Nominated for the Best Paper Award.**)
- FP2. Taeweon Suh, Hsien-Hsin S. Lee, Shih-Lien Lu, and John Shen, "Coherence Traffic Considered Harmful - An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems," In *International Symposium on Field-Programmable Gate Arrays (FPGA 2007)*, Monterey, California, February 2007. (poster paper.)
- FP3. Taeweon Suh, Hsien-Hsin S. Lee. Shih-Lien Lu, and John Shen, "Initial Observations of Hardware/Software Co-Simulation using FPGA in Architecture Research," In *Workshop on Architecture Research using FPGA Platforms (WARFP-2006) in conjunction with International Symposium on High-Performance Computer Architecture (HPCA-12)*, Austin, Texas, 2006.
- FP4. Taeweon Suh, Hsien-Hsin S. Lee, Sally A. McKee, and Martin Schulz, "Evaluating System-wide Monitoring Capsule Design Using Xilinx Virtex-II Pro FPGA," In *Workshop on Architecture Research using FPGA Platforms (WARFP-2005) in conjunction with International Symposium on High-Performance Computer Architecture (HPCA-11)*, San Francisco, CA, 2005.
- FP5. Martin Schulz, Brian S. White, Sally A. McKee, Hsien-Hsin S. Lee, and Jurgen Jeitner, "Owl: Next Generation System Monitoring." In *Proceedings of the ACM Computing Frontiers 2005*, pp.116-124, Ischia, Italy, May 2005.

- FP6. Martin Schulz, Brian White, Sally A. McKee, and Hsien-Hsin Lee, "A Vision for Next Generation System Monitoring." In *Workshop on Hardware Performance Monitor Design and Functionality in conjunction with International Symposium on High-Performance Computer Architecture (HPCA-11)*, San Francisco, CA, 2005.
- FP7. Christopher R. Clark, Ripal Nathuji, and Hsien-Hsin S. Lee, "Using an FPGA as a Prototyping Platform for Multi-core Processor Applications," In *Workshop on Architectural Research using FPGA Platforms (WARFP-2005) in conjunction with International Symposium on High-Performance Computer Architecture (HPCA-11)*, San Francisco, CA, 2005.

[Physical Design]

- PD1. Hsien-Hsin S. Lee, "IC Design Challenges and Opportunities for Advanced Process Technology," In *Proceedings of 2015 International Symposium on VLSI Design, Automation, and Test (VLSI-DAT)*, Hsinchu, Taiwan, April, 2015.
- PD2. Michael B. Healy, Fayez Mohamood, Hsien-Hsin S. Lee, and Sung Kyu Lim. "Integrated Microarchitectural Floorplanning and Runtime Controller for Inductive Noise Mitigation." In *ACM Transactions on Design Automation of Electronic Systems*, Volume 16, Issue 4, pp.46:1-25, 2011.
- PD3. Michael Healy, Fayez Mohamood, Hsien-Hsin S. Lee and Sung Kyu Lim, "A Unified Methodology for Power Supply Noise Reduction in Modern Microarchitecture Design." In *Proceedings of the 13th IEEE/ACM Asia South Pacific Design Automation Conference (ASP-DAC'08)*, pp.611-616, Seoul, Korea, 2008.
- PD4. Fayez Mohamood, Michael Healy, Sung Kyu Lim, and Hsien-Hsin S. Lee, "Noise-Direct: A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture Profiling." In *Proceedings of the 12th Asia and South Pacific Design Automation Conference (ASP-DAC'07)*, pp.786-791, Yokohama, Japan, January, 2007. (acceptance rate = 32.1%, 131/408)
- PD5. Michael Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, and Gabriel H. Loh, "Microarchitectural Floorplanning Using Performance and Temperature Tradeoff." In *Proceedings of the Design, Automation and Test in Europe (DATE-06)*, pp.1288-1293, Munich, Germany, March 2006. (acceptance rate = 17%)
- PD6. Mongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watwai, Hsien-Hsin S. Lee, and Sung Kyu Lim, "Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design." In *Proceedings of the 41st Design Automation Conference (DAC-2004)*, pp.634 -639, San Diego, California, June 2004. (acceptance rate = 21%, 163/785)

[Performance Evaluation]

- PE1. Richard M. Yoo, Hsien-Hsin S. Lee, Han Lee, and Kingsum Chow, "Hierarchical Means: Single Number Benchmarking with Workload Cluster Analysis." In *Proceedings of the 2007 IEEE International (IISWC-2007)*, pp.204-213, Boston, MA, September, 2007.
- PE2. Hsien-Hsin Lee, Youfeng Wu, and Gary Tyson, "Quantifying Instruction-Level Parallelism Limits on an EPIC Architecture." In *Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS-2000)*, pp.21-27, Austin, Texas, April, 2000.
- PE3. Eric L. Boyd, Waqar Azeem, Hsien-Hsin Lee, Tien-Pao Shih, Shih-Hao Hung, and Edward S. Davidson, "A Hierarchical Approach to Modeling and Improving the Performance of Scientific Applications on the KSR1." In *Proceedings of the 1994 International Conference on Parallel Processing (ICPP-94)*, pp.188-192, St. Charles, Illinois, August, 1994.

[System for AI and Machine Learning]

- ML1. Udit Gupta, Samuel Hsia, Vikram Saraph, Xiaodong Wang, Brandon Reagen, Gu-Yeon Wei, Hsien-Hsin S. Lee, David Brooks, and Carole-Jean Wu. "DeepRecSys: A System for Optimizing End-to-

- End At-Scale Neural Recommendation Inference.” To appear in *Proceedings of the 47th ACM/IEEE International Symposium on Computer Architecture (ISCA-47)*, Valencia, Spain, 2020.
- ML2. Liu Ke, Udit Gupta, Carole-Jean Wu, Benjamin Cho, Mark Hempstead, Brandon Reagen, Xuan Zhang, David Brooks, Vikas Chandra, Utku Diril, Amin Firoozshahian, Bill Jia, Kim Hazelwood, Hsien-Hsin S. Lee, Meng Li, Bert Maher, Dheevatsa Mudigere, Maxim Naumov, Martin Scharz, Mikhail Smelyanskiy, an Xiaodong Wang. ”RecNMP: Accelerating Personalized Recommendation with Near-Memory Processing.” To appear in *Proceedings of the 47th ACM/IEEE International Symposium on Computer Architecture (ISCA-47)*, Valencia, Spain, 2020.
- ML3. Udit Gupta, Carole-Jean Wu, Xiaodong Wang, Maxim Naumov, Brandon Reagen, David Brooks, Bradford Cotel, Kim Hazelwood, Mark Hempstead, Bill Jia, Hsien-Hsin S. Lee, Andrey Malevich, Dheevatsa Mudigere, Mikhail Smelyanskiy, Liang Xiong, and Xuan Zhang, ”The Architectural Implications of Facebook’s DNN-based Personalized Recommendation.” In *Proceedings of the 26th IEEE International Symposium on High-Performance Computer Architecture (HPCA-26)*, San Diego, CA, February, 2020.
- ML4. Richard M. Yoo, Han Lee, Kingsum Chow, and Hsien-Hsin S. Lee, ”Constructing a Non-Linear Model with Neural Networks For Workload Characterization.” In *Proceedings of the 2006 IEEE International Symposium on Workload Characterization (IISWC-06)*, pp.150-159, San Jose, California, October, 2006.