Version 2000.11

Using the Online Documentation Other Sources of Information Licensing and Installing Synopsys Software

DesignWare[®]
Library Compiler™
Physical Synthesis

Static Timing and Formal Verification Synthesis Tools:

Core Synthesis

High-Level Synthesis
Extended Toolset for Synthesis

FPGA Synthesis

Synthesis Master Index

Test Tools

Japanese-Language Documents

SOLV-IT!® Articles man Pages and Error Messages



SYNOPSYS

Copyright Notice

ABOUT SYNOPSYS ONLINE DOCUMENTATION

The online version of this documentation was prepared by the Synopsys Electronic Publishing team for

Synopsys, Inc. 700 East Middlefield Road Mountain View, CA 94043-4033 USA

Voice: (650) 584-5000 or (800) 541-7737

FAX: (650) 965-8637

U.S. Support Center: (800) 245-8005 support_center@synopsys.com http://www.synopsys.com/support/support_ctr

COPYRIGHT NOTICE AND PROPRIETARY INFORMATION

Copyright © 2000 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or

translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

RIGHT TO COPY DOCUMENTATION

The license agreement with Synopsys permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Licensee must assign sequential numbers to all copies. These copies shall contain the following legend on the cover page:

"This document is duplicated with the permission of	
Synopsys, Inc., for the exclusive use of	
and its employees. This is copy number	

DESTINATION CONTROL STATEMENT

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

DISCLAIMER

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

REGISTERED TRADEMARKS (®)

Synopsys, the Synopsys logo, AMPS, Arcadia, CMOS-CBA, COSSAP, Cyclone, DelayMill, DesignPower, DesignSource, DesignWare, dont_use, EPIC, ExpressModel, Formality, in-Sync, LEDA, Logic Automation, Logic Modeling, Memory Architect, ModelAccess, ModelTools, PathMill, PowerArc, PowerMill, PrimeTime, RailMill, Silicon Architects, SmartLicense, SmartModel, SmartModels, SNUG, SOLV-IT!, SolvNET, Stream Driven Simulator, Synopsys Eagle Design Automation, Synopsys Eagle i, Synthetic Designs, TestBench Manager, TimeMill, and VirSim are registered trademarks of Synopsys, Inc.

TRADEMARKS (TM)

BCView, Behavioral Compiler, BOA, BRT, CBA, CBA Design System, Cedar, CoCentric, DC Expert, DC Expert Plus, DC Professional, DC Ultra, DC Ultra Plus, Design Advisor, Design Analyzer, Design Compiler, DesignTime, Direct RTL, Direct Silicon Access. DW8051, DWPCI, ECL Compiler, ECO Compiler, Floorplan Manager, FoundryModel, FPGA Compiler, FPGA Compiler II, FPGA Express, Frame Compiler, HDL Advisor, HDL Compiler, Integrator, Interactive Waveform Viewer, Liberty, Library Compiler, ModelSource, Module Compiler, MS-3200, MS-3400, PowerCODE, PowerGate, Power Compiler, ProFPGA, ProMA, Protocol Compiler, RoadRunner, RTL Analyzer, Schematic Compiler, Scirocco, Shadow Debugger, SiConnect, SmartModel Library, Source-Level Design, SWIFT, Synopsys EagleV, Test Compiler, Test Manager, TestGen, TestSim, TetraMAX, TimeTracker, Timing Annotator, Trace-On-Demand, VCS, VCS Express, VCSi, VERA, VHDL Compiler, VHDL System Simulator, VMC, and VSS are trademarks of Synopsys, Inc.

SERVICE MARKS (SM)

TAP-in is a service mark of Synopsys, Inc.

All other product or company names may be trademarks of their respective owners.