**1.1 GCC Compilation Process**



GCC compiles a C/C++ program into executable in 4 steps as shown in the above diagram. For example, a "gcc -o hello.exe hello.c" is carried out as follows:

1. Pre-processing: via the GNU C Preprocessor (cpp.exe), which includes the headers (#include) and expands the macros (#define).

> **cpp hello.c > hello.i**

The resultant intermediate file "hello.i" contains the expanded source code.

1. Compilation: The compiler compiles the pre-processed source code into assembly code for a specific processor.

> **gcc -S hello.i**

The -S option specifies to produce assembly code, instead of object code. The resultant assembly file is "hello.s".

1. Assembly: The assembler (as.exe) converts the assembly code into machine code in the object file "hello.o".

> **as -o hello.o hello.s**

1. Linker: Finally, the linker (ld.exe) links the object code with the library code to produce an executable file "hello.exe".

> **ld -o hello.exe hello.o ...libraries...**

##### erbose Mode (-v)

You can see the detailed compilation process by enabling -v (verbose) option. For example,

> **gcc -v hello.c -o hello.exe**

##### Defining Macro (-D)

You can use the -Dname option to define a macro, or -Dname=value to define a macro with a value. The value should be enclosed in double quotes if it contains spaces.

#### 1.2 Headers (.h), Static Libraries (.lib, .a) and Shared Library (.dll, .so)

##### Static Library vs. Shared Library

A library is a collection of pre-compiled object files that can be linked into your programs via the linker. Examples are the system functions such as printf() and sqrt().

There are two types of external libraries: static library and shared library.

1. A static library has file extension of ".a" (archive file) in Unixes or ".lib" (library) in Windows. When your program is linked against a static library, the machine code of external functions used in your program is copied into the executable. A static library can be created via the archive program "ar.exe".
2. A shared library has file extension of ".so" (shared objects) in Unixes or ".dll" (dynamic link library) in Windows. When your program is linked against a shared library, only a small table is created in the executable. Before the executable starts running, the operating system loads the machine code needed for the external functions - a process known as dynamic linking. Dynamic linking makes executable files smaller and saves disk space, because one copy of a library can be shared between multiple programs. Furthermore, most operating systems allows one copy of a shared library in memory to be used by all running programs, thus, saving memory. The shared library codes can be upgraded without the need to recompile your program.

Because of the advantage of dynamic linking, GCC, by default, links to the shared library if it is available.

You can list the contents of a library via "nm filename".

##### Searching for Header Files and Libraries (-I, -L and -l)

When compiling the program, the compiler needs the header files to compile the source codes; the linker needs the libraries to resolve external references from other object files or libraries. The compiler and linker will not find the headers/libraries unless you set the appropriate options, which is not obvious for first-time user.

For each of the headers used in your source (via #include directives), the compiler searches the so-called include-paths for these headers. The include-paths are specified via -Idir option (or environment variable CPATH). Since the header's filename is known (e.g., iostream.h, stdio.h), the compiler only needs the directories.

The linker searches the so-called library-paths for libraries needed to link the program into an executable. The library-path is specified via -Ldir option (uppercase 'L' followed by the directory path) (or environment variable LIBRARY\_PATH). In addition, you also have to specify the library name. In Unixes, the library libxxx.a is specified via -lxxx option (lowercase letter 'l', without the prefix "lib" and ".a" extension). In Windows, provide the full name such as -lxxx.lib. The linker needs to know both the directories as well as the library names. Hence, two options need to be specified.

##### Default Include-paths, Library-paths and Libraries

Try list the default include-paths in your system used by the "GNU C Preprocessor" via "cpp -v":

> **cpp -v**

......

#include "..." search starts here:

#include <...> search starts here:

d:\mingw\bin\../lib/gcc/mingw32/4.6.2/include // d:\mingw\lib\gcc\mingw32\4.6.2\include

d:\mingw\bin\../lib/gcc/mingw32/4.6.2/../../../../include // d:\mingw\include

d:\mingw\bin\../lib/gcc/mingw32/4.6.2/include-fixed // d:\mingw\lib\gcc\mingw32\4.6.2\include-fixed

Try running the compilation in verbose mode (-v) to study the library-paths (-L) and libraries (-l) used in your system:

> **gcc -v -o hello.exe hello.c**

......

-Ld:/mingw/bin/../lib/gcc/mingw32/4.6.2 // d:\mingw\lib\gcc\mingw32\4.6.2

-Ld:/mingw/bin/../lib/gcc // d:\mingw\lib\gcc

-Ld:/mingw/bin/../lib/gcc/mingw32/4.6.2/../../../../mingw32/lib // d:\mingw\mingw32\lib

-Ld:/mingw/bin/../lib/gcc/mingw32/4.6.2/../../.. // d:\mingw\lib

-lmingw32 // libmingw32.a

-lgcc\_eh // libgcc\_eh.a

-lgcc // libgcc.a

-lmoldname

-lmingwex

-lmsvcrt

-ladvapi32

-lshell32

-luser32

-lkernel32

**Eclipse CDT:** In Eclipse CDT, you can set the include paths, library paths and libraries by right-click on the project ⇒ Properties ⇒ C/C++ General ⇒ Paths and Symbols ⇒ Under tabs "Includes", "Library Paths" and "Libraries". The settings are applicable to the selected project only.

#### 1.3  GCC Environment Variables

GCC uses the following environment variables:

* PATH: For searching the executables and run-time shared libraries (.dll, .so).
* CPATH: For searching the include-paths for headers. It is searched after paths specified in -I<dir> options. C\_INCLUDE\_PATH and CPLUS\_INCLUDE\_PATH can be used to specify C and C++ headers if the particular language was indicated in pre-processing.
* LIBRARY\_PATH: For searching library-paths for link libraries. It is searched after paths specified in -L<dir> options.

#### 1.4  Utilities for Examining the Compiled Files

For all the GNU utilities, you can use "command --help" to list the help menu; or "man command" to display the man pages.

##### "file" Utility - Determine File Type

The utility "file" can be used to display the type of object files and executable files. For example,

> **gcc -c hello.c**

> **gcc -o hello.exe hello.o**

> **file hello.o**

hello.o: 80386 COFF executable not stripped - version 30821

> **file hello.exe**

hello.exe: PE32 executable (console) Intel 80386, for MS Windows

##### "nm" Utility - List Symbol Table of Object Files

The utility "nm" lists symbol table of object files. For example,

> **nm hello.o**

00000000 b .bss

00000000 d .data

00000000 r .eh\_frame

00000000 r .rdata

00000000 t .text

U \_\_\_main

00000000 T \_main

U \_printf

U \_puts

> **nm hello.exe | grep printf**

00406120 I \_\_imp\_\_printf

0040612c I \_\_imp\_\_vfprintf

00401b28 T \_printf

00401b38 T \_vfprintf

"nm" is commonly-used to check if a particular function is defined in an object file. A 'T' in the second column indicates a function that is defined, while a 'U' indicates a function which is undefined and should be resolved by the linker.

##### "ldd" Utility - List Dynamic-Link Libraries

The utility "ldd" examines an executable and displays a list of the shared libraries that it needs. For example,

> **ldd hello.exe**

ntdll.dll => /cygdrive/c/Windows/SYSTEM32/ntdll.dll (0x77bd0000)

kernel32.dll => /cygdrive/c/Windows/system32/kernel32.dll (0x77600000)

KERNELBASE.dll => /cygdrive/c/Windows/system32/KERNELBASE.dll (0x75fa0000)

msvcrt.dll => /cygdrive/c/Windows/system32/msvcrt.dll (0x763f0000)

### 2.  GNU Make

The "make" utility automates the mundane aspects of building executable from source code. "make" uses a so-called makefile, which contains rules on how to build the executables.

You can issue "make --help" to list the command-line options; or "man make" to display the man pages.

#### 2.1  First Makefile By Example

Let's begin with a simple example to build the Hello-world program (hello.c) into executable (hello.exe) via make utility.

|  |  |
| --- | --- |
| 1  2  3  4  5  6  7 | // hello.c  #include <stdio.h>    int main() {  printf("Hello, world!\n");  return 0;  } |

Create the following file named "makefile" (without any file extension), which contains rules to build the executable, and save in the same directory as the source file. Use "tab" to indent the command (NOT spaces).

all: hello.exe

hello.exe: hello.o

gcc -o hello.exe hello.o

hello.o: hello.c

gcc -c hello.c

clean:

rm hello.o hello.exe

Run the "make" utility as follows:

> **make**

gcc -c hello.c

gcc -o hello.exe hello.o

Running make without argument starts the target "all" in the makefile. A makefile consists of a set of rules. A rule consists of 3 parts: a target, a list of pre-requisites and a command, as follows:

target: pre-req-1 pre-req-2 ...

command

The target and pre-requisites are separated by a colon (:). The command must be preceded by a tab (NOT spaces).

When make is asked to evaluate a rule, it begins by finding the files in the prerequisites. If any of the prerequisites has an associated rule, make attempts to update those first.

In the above example, the rule "all" has a pre-requisite "hello.exe". make cannot find the file "hello.exe", so it looks for a rule to create it. The rule "hello.exe" has a pre-requisite "hello.o". Again, it does not exist, so make looks for a rule to create it. The rule "hello.o" has a pre-requisite "hello.c". make checks that "hello.c" exists and it is newer than the target (which does not exist). It runs the command "gcc -c hello.c". The rule "hello.exe" then run its command "gcc -o hello.exe hello.o". Finally, the rule "all" does nothing.

More importantly, if the pre-requisite is not newer than than target, the command will not be run. In other words, the command will be run only if the target is out-dated compared with its pre-requisite. For example, if we re-run the make command:

> **make**

make: Nothing to be done for `all'.

You can also specify the target to be made in the make command. For example, the target "clean" removes the "hello.o" and "hello.exe". You can then run the make without target, which is the same as "make all".

> **make clean**

rm hello.o hello.exe

> **make**

gcc -c hello.c

gcc -o hello.exe hello.o

Try modifying the "hello.c" and run make.

NOTES:

* If the command is not preceded by a tab, you get an error message "makefile:4: \*\*\* missing separator. Stop."
* If there is no makefile in the current directory, you get an error message "make: \*\*\* No targets specified and no makefile found. Stop."
* The makefile can be named "makefile", "Makefile" or "GNUMakefile", without file extension.

#### 2.2  More on Makefile

##### Comment & Continuation

A comment begins with a # and lasts till the end of the line. Long line can be broken and continued in several lines via a back-slash (\).

##### Syntax of Rules

A general syntax for the rules is:

target1 [target2 ...]: [pre-req-1 pre-req-2 ...]

[command1

command2

......]

The rules are usually organized in such as way the more general rules come first. The overall rule is often name "all", which is the default target for make.

##### Phony Targets (or Artificial Targets)

A target that does not represent a file is called a phony target. For example, the "clean" in the above example, which is just a label for a command. If the target is a file, it will be checked against its pre-requisite for out-of-date-ness. Phony target is always out-of-date and its command will be run. The standard phony targets are: all, clean, install.

##### Variables

A variable begins with a $ and is enclosed within parentheses (...) or braces {...}. Single character variables do not need the parentheses. For example, $(CC), $(CC\_FLAGS), $@, $^.

##### Automatic Variables

Automatic variables are set by make after a rule is matched. There include:

* $@: the target filename.
* $\*: the target filename without the file extension.
* $<: the first prerequisite filename.
* $^: the filenames of all the prerequisites, separated by spaces, discard duplicates.
* $+: similar to $^, but includes duplicates.
* $?: the names of all prerequisites that are newer than the target, separated by spaces.

For example, we can rewrite the earlier makefile as:

all: hello.exe

# $@ matches the target; $< matches the first dependent

hello.exe: hello.o

gcc -o $@ $<

hello.o: hello.c

gcc -c $<

clean:

rm hello.o hello.exe

##### Virtual Path - VPATH & vpath

You can use VPATH (uppercase) to specify the directory to search for dependencies and target files. For example,

# Search for dependencies and targets from "src" and "include" directories

# The directories are separated by space

VPATH = src include

You can also use vpath (lowercase) to be more precise about the file type and its search directory. For example,

# Search for .c files in "src" directory; .h files in "include" directory

# The pattern matching character '%' matches filename without the extension

vpath %.c src

vpath %.h include

##### Pattern Rules

A pattern rule, which uses pattern matching character '%' as the filename, can be applied to create a target, if there is no explicit rule. For example,

# Applicable for create .o object file.

# '%' matches filename.

# $< is the first pre-requisite

# $(COMPILE.c) consists of compiler name and compiler options

# $(OUTPUT\_OPTIONS) could be -o $@

%.o: %.c

$(COMPILE.c) $(OUTPUT\_OPTION) $<

# Applicable for create executable (without extension) from object .o object file

# $^ matches all the pre-requisites (no duplicates)

%: %.o

$(LINK.o) $^ $(LOADLIBES) $(LDLIBS) -o $@

##### Implicit Pattern Rules

Make comes with a huge set of implicit pattern rules. You can list all the rule via --print-data-base option.

#### 2.3  A Sample Makefile

This sample makefile is extracted from Eclipse's "C/C++ Development Guide -Makefile".

# A sample Makefile

# This Makefile demonstrates and explains

# Make Macros, Macro Expansions,

# Rules, Targets, Dependencies, Commands, Goals

# Artificial Targets, Pattern Rule, Dependency Rule.

# Comments start with a # and go to the end of the line.

# Here is a simple Make Macro.

LINK\_TARGET = test\_me.exe

# Here is a Make Macro that uses the backslash to extend to multiple lines.

OBJS = \

Test1.o \

Test2.o \

Main.o

# Here is a Make Macro defined by two Macro Expansions.

# A Macro Expansion may be treated as a textual replacement of the Make Macro.

# Macro Expansions are introduced with $ and enclosed in (parentheses).

REBUILDABLES = $(OBJS) $(LINK\_TARGET)

# Here is a simple Rule (used for "cleaning" your build environment).

# It has a Target named "clean" (left of the colon ":" on the first line),

# no Dependencies (right of the colon),

# and two Commands (indented by tabs on the lines that follow).

# The space before the colon is not required but added here for clarity.

clean :

rm -f $(REBUILDABLES)

echo Clean done

# There are two standard Targets your Makefile should probably have:

# "all" and "clean", because they are often command-line Goals.

# Also, these are both typically Artificial Targets, because they don't typically

# correspond to real files named "all" or "clean".

# The rule for "all" is used to incrementally build your system.

# It does this by expressing a dependency on the results of that system,

# which in turn have their own rules and dependencies.

all : $(LINK\_TARGET)

echo All done

# There is no required order to the list of rules as they appear in the Makefile.

# Make will build its own dependency tree and only execute each rule only once

# its dependencies' rules have been executed successfully.

# Here is a Rule that uses some built-in Make Macros in its command:

# $@ expands to the rule's target, in this case "test\_me.exe".

# $^ expands to the rule's dependencies, in this case the three files

# main.o, test1.o, and test2.o.

$(LINK\_TARGET) : $(OBJS)

g++ -g -o $@ $^

# Here is a Pattern Rule, often used for compile-line.

# It says how to create a file with a .o suffix, given a file with a .cpp suffix.

# The rule's command uses some built-in Make Macros:

# $@ for the pattern-matched target

# $< for the pattern-matched dependency

%.o : %.cpp

g++ -g -o $@ -c $<

# These are Dependency Rules, which are rules without any command.

# Dependency Rules indicate that if any file to the right of the colon changes,

# the target to the left of the colon should be considered out-of-date.

# The commands for making an out-of-date target up-to-date may be found elsewhere

# (in this case, by the Pattern Rule above).

# Dependency Rules are often used to capture header file dependencies.

Main.o : Main.h Test1.h Test2.h

Test1.o : Test1.h Test2.h

Test2.o : Test2.h

# Alternatively to manually capturing dependencies, several automated

# dependency generators exist. Here is one possibility (commented out)...

# %.dep : %.cpp

# g++ -M $(FLAGS) $< > $@

# include $(OBJS:.o=.dep)

#### 2.4  Brief Summary

I have presented the basic make features here so that you can read and understand simple makefiles for building C/C++ applications. Make is actually quite complex, and can be considered as a programming language by itself!!