

國立交通大學 資訊工程系 計算機組織 第一次考試 (2010/10/21 10:10AM~12:20AM)

請注意：1. 不可看書及任何參考資料。 2. 請詳述設計或計算過程。

3. 請依題號作答，否則高題號答案出現後，之後的低題號答案將不予計分。

99 -  
李毅即計組

**PART I:**

**Multiple Choices (12%)** (One comment per correct answer is required. Correct answers with no comments will be discounted. Incorrect answers with reasonable comments will earn partial credits)

1  
byte

1. (4%) In which of the following MIPS instructions, the *rt* field designates the destination register.
  - (a) Load word (lw)
  - (b) Store word (sw)
  - (c) Branch on equal (beq)
  - (d) Add with immediate (addi)
  
2. (4%) Which of the following objects have identical binary representation no matter the machine is little endian or big endian.
 

20 20 0 0 0 0 1

1

0000 0001

1111 1111

1111 1110

  - (a) 2's complement number -1
  - (b) int i=0xABBAABBA
  - (c) 1's complement number -1
  - (d) A C null pointer

1010 1011 1011 1010

1111 1111 1111 1111
  
3. (4%) Assume the current value of PC is 0x00000060, can you use the following to go to:
 

20 20 20 20 20 0 0 0100 0000 0000 0110 0000

1111 1111 1111 1111

  - (a) a single branch instruction to get to the address 0x00040060?
  - (b) a single branch instruction to get to the address 0xFFFFF00?
  - (c) a single jump instruction to get to 0x00040060?
  - (d) a single jump instruction to get to 0xFFFFF00?

$\div 2^{-1}$

$\frac{1}{2^{-1}} \times 2$

**Yes/No questions (12%)** with one short comment. No credits will be given without any explanation.

- 1) (2%) The power consumption of a computer is not close to zero even when its CPU loading approaches zero.
- 2) (2%) CPUs with powerful instruction set mean higher performance.
- 3) (2%) The division of any binary number by  $2^n$  can be performed with a right shift by  $n$  bits.
- 4) (2%) Instructions addi, lb, and beq all need to perform sign extension.
- 5) (2%) The frame pointer is more suited to locate an existing value in stack than stack pointer.
- 6) (2%) Intel has announced that the project of designing new CPUs operating on higher clock rate has been postponed, which implies semiconductor technology can not shrink devices any more.



## PART II: Question sets

1. (6%)

Use the definition of Millions Instructions Per Second (MIPS) to derive suited formula to show why it is not proper to use MIPS as a performance metric. (You have to derive a formula (3%) and use this formula to explain your reason (3%))

2. (19%)

The table below shows the number of instructions of two applications compiled by two compilers for a program on three different machines. Machine A has a clock rate of 4 GHz, machine B, 8 GHz, and machine C, 2 GHz. Three machines have the same three instruction types and the required number of cycle for each instruction type is: Machine A: FP 4, Int 2 and L/S 2, Machine B: FP 6, int 1 and L/S 1, and Machine C: FP 5, int 2 and L/S 1. (must show computation to get full credit)

		Inst. no		
		FP	Int	L/S
Compiler 1	Ap1 by C1	4.0E+9	3.0E+10	2.0E+9
	Ap2 by C1	4.0E+10	8.0E+9	4.0E+9
Compiler 2	Ap1 by C2	2.0E+10	8.0E+9	8.0E+9
	Ap 2 by C2	1.2E+10	1.6E+10	8.0E+10

A: 4 GHz

B: 8 GHz

C: 2 GHz

(a) (4%) If the workload is to run both applications once a week, please list workload times using two compilers on machine A.

(b) (6%) Consider the applications compiled by compiler 2. If application 1 must run four times as often as application 2 in a week, please list the workload runtime of each machine?

(c) (3%) Consider the application 2 compiled by compiler 2. Please list the average CPI of machine A.

(d) (6%) Consider the workload in (ii). Can we improve Machine C's L/S instruction such that Machines B and C have the same workload time? (3%) (explain why) If we refine floating point and integer operations of Machine C to perform five and two times faster than before, what's the workload time of new Machine C? (3%)

3. (10%) The overflow of 8-bit addition  $A+B=Sum$  ( $A=A_7 A_6 \dots A_0$ ,  $B=B_7 B_6 \dots B_0$ ,  $S=S_7 S_6 \dots S_0$ , and carry  $C_8 C_7 C_6 \dots C_0$ ) can be summarized as the following conditions.

	+/-	A	B	Sum	$A_7$	$B_7$	$S_7$
✓ 1	A+B	+	+	—	(b)		
✓ 2	A+B	—	—	+	$A_7=1, B_7=1, \text{ and } S_7=0$		
✓ 3	A-B	+	—	—	Same as 1		
4	A-B	—	+	+	Same as 2		

(a) (3%) Give an overflow example for an 8-bit addition in case 2.

(b) (3%) In fact, the 2nd case gives  $C_8=1$  and  $C_7=0$ , because  $A_7=1, B_7=1$ , and  $S_7=0$ . Express the other



three cases in terms of  $A_7, B_7, S_7, C_8$ , and  $C_7$ .

(c) (4%) Show the overall overflow condition in terms of  $C_8$  and  $C_7$ .  $\frac{1}{2} \bar{A} \bar{B} \bar{C}_7$  when carry is 0

4. (12%) Carry-lookahead adder

- What are basic ideas of carry-lookahead adder by using *generate* and *propagate*?
- Show the delays of a 4-bit carry-lookahead adder and a 4-bit ripple carry adder.
- Show the gate delay of a 16-bit adder by two-level carry-lookahead scheme and explain why.  
(Assume any AND, OR, or XOR gate takes only one gate delay.)

AND-OR = 2

CLA

ALU

2

5. (8%) The following figure shows a C program and its MIPS assembly program.

<pre> unsigned int fib(unsigned int n) {     if (n &lt; 2) return(n);      else return (fib(n-1) + fib(n-2)); }         </pre>	<pre> fib:     addi \$sp,\$sp, -12     sw   \$ra, 0(\$sp)     sw   \$s1, 4(\$sp)     sw   \$a0, 8(\$sp)     slti \$t0, \$a0, 2     beq  \$t0, \$0, L1     addi \$v0, \$a0, 0     j     EXIT L1:     addi \$a0, \$a0, -1     jal  fib     addi \$s1, \$v0, 0     addi \$a0, \$a0, -1     jal  fib     add  \$v0, \$v0, \$s1 EXIT:     lw   \$ra, 0(\$sp)     lw   \$a0, 8(\$sp)     lw   \$s1, 4(\$sp)     addi \$sp, \$sp, 12     jr   \$ra         </pre>
--	--

- (02%) According to the MIPS calling convention, what are the usages of  $\$v0$  and  $\$a0$ ?
- (03%) In the procedure prologue, three registers were saved:  $\$ra$ ,  $\$s1$ , and  $\$a0$ .  $\$s1$  is a callee saved register, so it must be saved, but why does this procedure save registers  $\$ra$  and  $\$a0$ ?
- (03%) In this code,  $\$s1$  is used as a temporary to hold  $\text{fib}(n-1) + \text{fib}(n-2)$ , so why not use a temporary register, say  $\$t1$ , instead?

6. (10%) The overflow of 8-bit addition  $A+B=\text{Sum}$  ( $A=A_7 A_6 \dots A_0$ ,  $B=B_7 B_6 \dots B_0$ ,  $S=S_7 S_6 \dots S_0$ , and carry  $C_8 C_7 C_6 \dots C_0$ ) can be summarized as the following conditions.




	+/-	A	B	Sum	A <sub>7</sub>	B <sub>7</sub>	S <sub>7</sub>
1	A+B	+	+	—	(b)		
2	A+B	—	—	+	A <sub>7</sub> =1, B <sub>7</sub> =1, and S <sub>7</sub> =0		
3	A-B	+	—	—	Same as 1		
4	A-B	—	+	+	Same as 2		

- (a) Give an overflow example for an 8-bit addition in case 2.  
 (b) In fact, the 2nd case gives C<sub>8</sub>=1 and C<sub>7</sub>=0, because A<sub>7</sub>=1, B<sub>7</sub>=1, and S<sub>7</sub>=0. Express the other three cases in terms of A<sub>7</sub>, B<sub>7</sub>, S<sub>7</sub>, C<sub>8</sub>, and C<sub>7</sub>.  
 (c) Show the overall overflow condition in terms of C<sub>8</sub> and C<sub>7</sub>.

7. (8%) Fill in the table for the Multiplicand and Product for each step in order to perform 2x7. You need to provide the OPERATION of the step being performed (shift right, add, no-op, sub). The value of Multiplicand is 0010 and Multiplier is initially 0111.

Bonus: (+4%) Complete the same table but using Booth Algorithm.

Multiplicand	product	operation	steps
0010	0000 0111	Initial Values	step 0
			step 1
			step 2
			step 3
			step 4
			step 5
			step 6
			step 7
			step 8



8. (13%) Compiling a while loop in C

- (a) (10%) Assume i and k correspond to \$s3 (r19) and \$s5 (r21), and the base of the array save is in \$s6 (r22). Write the rest of other MIPS instructions corresponding for the C code: (Hint: use a nor instruction to perform not, \$t0=r8,...)

```
while ( save[i] == k) {
    save[i] = ~save[i];
    i++;
}
```

Loop: sll \$t1, \$s3, 2 # Temp reg \$t1 = 4 \* i  
 # \$t1 = address of save[i]  
 # Temp reg \$t0 = save[i]  
 # go to Exit if save[i] != k  
 ....  
 # go to Loop  
 Exit: ~~Exit~~

- (b) (3%) Assume the program is started from 0x80000, give the MIPS machine code in the following table.

	opcode					function
80000	0	0	19	9	2	0
80004						
80008						
80012						
80016						
80020	2					
80024						

Hint: you may need the following information:



instruction	opcode	Funct if any	instruction	opcode	Funct if any
add	0	32	lw	35	-
sll	0	0	bne	5	-
sub	0	34	j	2	-
nor	0	27	addi	8	-



R						I			
6	5	5	5	5	6	6	5	5	16
op	rs	rt	rd	sh	func	op	rs	rt	const or add

(b) sw, store rs to rt

(c) lw, load rs to rt

(d) branch when rs (source) = rt (destination)

(e) addi rt = rs + immediate constant

(a) because 1111 1111 1111 1111, all 1

(b) because ABBA ABBA pattern 重複, 規律, 且從前或後解讀一樣

(d) because 都指向 0x0000 0000

branch : 6 5 5 16 can branch to  $PC + (2^{17} - 1)$   
 Jump : 6 26 can jump to  $PC_{31-28} + (Addr \times 4)$

(b) because branch can go both forward and backward, and the address is within its reachable range.

(c) because Jump can jump to  $PC_{31-28} + (Addr \times 4)$ , and 0x0004 0060 is within its range

我字很醜 >"< (可是人很帥)



Yes or No :

~~10.5~~ +12

- 1) Yes, while CPU loading approaches 0, most power consumption of a computer is still, say 40% of a full working CPU.
- 2) No, If powerful instruction is hard to implement in hardware, it may lower the overall performance.
- 3) ~~Yes~~ If  $n > 33$ , it may cause some issue on the other hand. ~~No~~ If  $n < 0$ , it should be left shift instead of right shift.
- 4) Yes, because all registers are 32 bits, so they need to extend in order to 填滿 32 bits.
- 5) Yes, because the stack pointer 移動 too much during a procedure. It's hard for us to locate local variables just by stack pointer. The introduction of Frame Pointer solved the problem.
- 6) No, It's because the 散裝問題



## PART II:

$$1. \text{ MIPS} = \frac{\text{Instructions}}{\text{second}} = \frac{\text{CPU Cycle}}{[\text{CPI}] \times 10^6 \text{ seconds}} \quad \#$$

Its not proper to use MIPS as a performance metric. Because it depends too heavily on CPI, which is not fair.

2,

$$3^{(a)} \text{ Ap1 by } C_1: \frac{4 \times (4 \times 10^9) + 2 \times (3 \times 10^{10}) + 2 \times (2 \times 10^9)}{4 \times 10^9} = \frac{16 + 60 + 4}{4} = 20$$

$$\text{Ap2 by } C_1: \frac{4 \times (4 \times 10^{12}) + 2 \times (8 \times 10^9) + 2 \times (4 \times 10^9)}{4 \times 10^9} = \frac{160 + 16 + 8}{4} = 46 \quad \text{相加}$$

$$\text{Ap1 by } C_2: \frac{4 \times (2 \times 10^{10}) + 2 \times (8 \times 10^9) + 2 \times (8 \times 10^9)}{4 \times 10^9} = \frac{80 + 16 + 16}{4} = \frac{112}{4} = 28$$

$$\text{Ap2 by } C_2: \frac{4 \times (1.2 \times 10^{10}) + 2 \times (1.1 \times 10^{10}) + 2 \times (8 \times 10^{10})}{4 \times 10^9} = \frac{48 + 32 + 160}{4} = 60$$



(b)

machine A:

$$A_{P_1} \text{ by } C_2 : 28 \text{ cs}$$

$$A_{P_2} \text{ by } C_2 : 60 \text{ cs}$$

$$\text{workload time} : (28 \times 4) + 60 = 112 + 60 = 172 \text{ cs} \#$$

machine B:

$$A_{P_1} \text{ by } C_2 :$$

$$\frac{6 \times (2 \times 10^9) + 1 \times (8 \times 10^9) + 1 \times (8 \times 10^9)}{8 \times 10^9} = \frac{120 + 8 + 8}{8} = \frac{136}{8} = 17 \text{ cs}$$

$$A_{P_2} \text{ by } C_2 :$$

$$\frac{6 \times (1.2 \times 10^9) + 1 \times (1.6 \times 10^9) + 1 \times (8 \times 10^9)}{8 \times 10^9} = \frac{72 + 16 + 80}{8} = \frac{168}{8} = 21 \text{ cs}$$

$$\text{workload time} : (17 \times 4) + 21 = 68 + 21 = 89 \text{ cs} \#$$

machine C:

$$A_{P_1} \text{ by } C_2 : \frac{5 \times (2 \times 10^9) + 2 \times (8 \times 10^9) + 1 \times (8 \times 10^9)}{2 \times 10^9} = \frac{100 + 16 + 8}{2} = \frac{124}{2} = 62 \text{ cs}$$

$$A_{P_2} \text{ by } C_2 : \frac{5 \times (1.2 \times 10^9) + 2 \times (1.6 \times 10^9) + 1 \times (8 \times 10^9)}{2 \times 10^9} = \frac{60 + 32 + 80}{2} = \frac{172}{2} = 86 \text{ cs}$$

$$\text{workload time} : (62 \times 4) + 86 = 248 + 86 = 334 \text{ cs} \#$$

(c)

4

$$\text{average CPI} = \frac{4 \times (1.2 \times 10^9) + 2 \times (1.6 \times 10^9) + 2 \times (8 \times 10^9)}{1.2 \times 10^9 + 1.6 \times 10^9 + 8 \times 10^9}$$

$$= \frac{4.8 + 3.2 + 16}{1.2 + 1.6 + 8} = \frac{24}{10.8} = \frac{240}{108} = \frac{20}{9} \text{ cycles} \#$$



(d) machine C: total 334(s)  $\frac{1}{5}$  56(s)  $\frac{62^2 \times \frac{8^2}{144} \times 4 + 86^2 \times \frac{8^2}{144}}{2 \times 43} = 16 + 40 = 56s$

machine B: 89(s)

Impossible because 就算 machine C 的  $\frac{1}{5}$  時間 improve 到  $\frac{1}{\infty}$ , machine C 的 workload time still higher than machine B #

machine C after refine 1:

$$A_p \text{ by } C_2: \frac{2 \times 10^{10} + 8 \times 10^9 + 8 \times 10^9}{2 \times 10^9} = \frac{20 + 8 + 8}{2} = 18(s)$$

$$A_p \text{ by } C_2: \frac{1.2 \times 10^{10} + 1.6 \times 10^9 + 8 \times 10^9}{2 \times 10^9} = \frac{12 + 16 + 8}{2} = \frac{36}{2} = 18(s)$$

workload time:  $(18 \times 4) + 54 = 72 + 54 = 126(s)$  #

3,

(a) case 2:  $\frac{1}{2} + \frac{1}{2} = 1$

3

example:  $\underbrace{1111 \dots 111}_{\text{all 1}} + \underbrace{1000 \dots 0000}_{\text{all 0}} = \underbrace{01111 \dots 1111}_{\text{all 1}}$  #

3

(b)

$A_1 B_1 S_1 C_8 C_9$

Case 1:

$A_1: 0$

$B_1: 0$

$S_1: 1$

$C_8: 0$

$C_9: 1$

Case 2:

題目有 3

Case 3:

$A_1: 0$

$B_1: 0$

$S_1: 1$

$C_8: 0$

$C_9: 1$

Case 4:

$A_1: 1$

$B_1: 1$

$S_1: 0$

$C_8: 1$

$C_9: 0$



4, when  $(C_7 \text{ xor } C_8) == 1$  #

4,


(a) by using "generate" and "propagate", we can save the time of  
 +3, going ripple process.

~~4.2~~

4-bit carry-look ahead adder :  $1 + 2 + 1 = 4 \text{ GD}$

+4.5

4-bit ripple carry adder :  $1 + 2 \times 3 + \textcircled{1} = 8 \text{ GD}$



A:  $1 + 2 + 2 + 2 + 1 = 8 \text{ GD}$

↑ 2 level

圖有點怪

5,

+2 (a) #a<sub>0</sub> is the 參數 while #V<sub>0</sub> is the return value.

(b) save #ra : because PC 之後還要再跳回來這個 caller 的下一行

+3 save #a<sub>0</sub> : because 呼叫下一個 callee 後, 原本的 #a<sub>0</sub> 參數也會被丟入新的值, 所以要先 save 起來。



(c)

because callee 沒有義務去 save  $\$t_1$  , 如果 caller 自己沒有主動去把  $\$t_1$  存起來的話, 可能在呼叫過下一個 procedure 時  $\$t_1$  就被其他值覆蓋掉。

7, +8

Multiplicand	product	Operation	Steps
0010	0000 : 0111 0	Initial Value	0
0010	1110 : 0111 0	左減 2	1
0010	1111 : 0011 1	Shift Right	2
0010	1111 : 0011 1	No-OP	3
0010	1111 : 1001 1	Shift Right	4
0010	1111 : 1001 1	No-OP	5
0010	1111 : 1100 1	Shift Right	6
0010	0001 : 1100 1	左加 2	7
# 0010	0000 : 1110 0	Shift Right	8



用 Booth Algorithm #



114

(a)

```

0      Loop: sll    $t1, $s3, 2
4      add    $t1, $t1, $s6
8      lw     $t0, 0($t1)

12     bne    $t0, $s5, Exit
16     nor    $t0, $t0, $zero
20     sw     $t0, 0($t1)
24     addi   $s3, $s3, 1
28     j      loop

```

save[i] = - save[i]  
i++

32 Exit:

135

	OP	rs	rt	rd	sh	fun
80000	0	0	19	9	2	0
80004	0	9 (\$t1)	22 (\$s6)	9 (\$t1)	0	32
80008	35	9	8		0	
8000c	5	8	21		4	

80028

80032

Exit

20000

