國立交通大學 資訊工程系 計算機組織 第一次考試 (2010/10/21 10:10AM~12:20AM)

請注意: 1. 不可看書及任何參考資料。 2. 請詳述設計或計算過程。

3. 請依題號作答,否則高題號答案出現後,之後的低題號答案將不予計分。

李毅計 計組

MI Sterm PART I:

Multiple Choices (12%) (One comment per correct answer is required. Correct answers with no comments will be discounted. Incorrect answers with reasonable comments will earn partial credits)

luyle (1.)

(1.) (4%) In which of the following MIPS instructions, the rt field designates the destination register.

- (a) Load word (lw)
- (b) Store word (sw)
- (c) Branch on equal (beq)
- (d) Add with immediate (addi)
- 2. (4%) Which of the following objects have identical binary representation no matter the machine is little endian or big endian.
 - (a) 2's complement number -1
 - (b) int i=0xABBAABBA
 - (c) 1's complement number -1
 - (d) A C null pointer
- 3. (4%) Assume the current value of PC is 0×000000000 , can you use the following to go to:
 - (a) a single branch instruction to get to the address 0x00040060?
 - (b) a single branch instruction to get to the address 0xFFFFFF00?
 - (c) a single jump instruction to get to 0x00040060?
 - (d) a single jump instruction to get to 0xFFFFFF00?

Yes/No questions (12%) with one short comment. No credits will be given without any explanation.

- 1) (2%) The power consumption of a computer is not close to zero even when its CPU loading approaches
- 2) (2%) CPUs with powerful instruction set mean higher performance.
- 3) (2%) The division of any binary number by 2^n can be performed with a right shift by n bits.
- 4) (2%) Instructions addi, lb, and beq all need to perform sign extension.
- 5) (2%) The frame pointer is more suited to locate an existing value in stack than stack pointer.
- 6) (2%) Intel has announced that the project of designing new CPUs operating on higher clock rate has been postponed, which implies semiconductor technology can not shrink devices any more.

PART II: Question sets

124 124 CPI x Ins = Cycle Cycle 7. 20 26

1. (6%)

Use the definition of Millions Instructions Per Second (MIPS) to derive suited formula to show why it is not proper to use MIPS as a performance metric. (You have to derive a formula (3%) and use this formula to explain your reason (3%))

PET CP1 10 0 XOL

2. (19%)

The table below shows the number of instructions of two applications compiled by two compilers for a program on three different machines. Machine A has a clock rate of 4 GHz, machine B, 8 GHz, and machine C, 2 GHz. Three machines have the same three instruction types and the required number of cycle for each instruction type is: Machine A: FP 4, Int 2 and L/S 2, Machine B: FP 6, int 1 and L/S 1, and Machine C: FP 5, int 2 and L/S 1. (must show computation to get full credit)

			Inst. no	
		(FP)	(Int)	L/S
Compiler 1	Ap1 by C1	4.0E+9	3.0E+10	2.0Ĕ+9
	Ap2 by C1	4.0E+10	8.0E+9	4.0E+9
Compiler 2	Ap1 by C2	2.0E+10	8.0E+9	8.0E+9
	Ap 2 by C2	1.2E+10	1.6E+10	8.0E+10

A: 4GHz
B. 8GHz
C: 2GHZ
1: 44 &

- (a) (4%) If the workload is to run both applications once a week, please list workload times using two compilers on machine A.
- (b) (6%) Consider the applications compiled by compiler 2. If application 1 must run four times as often as application 2 in a week, please list the workload runtime of each machine?
- (c) (3%) Consider the application 2 compiled by compiler 2. Please list the average CPI of machine A.
- (d) (6%) Consider the workload in (ii). Can we improve Machine C's L'S instruction such that Machines B and C have the same workload time? (3%) (explain why) If we refine floating point and integer operations of Machine C to perform five and two times faster than before, what's the workload time of new Machine C? (3%)

3. (10%) The overflow of 8-bit addition A+B=Sum (A=A₇ A₆...A₀, B= B₇ B₆...B₀, S= S₇ S₆...S₀, and carry $C_8 C_7 C_6...C_0$) can be summarized as the following conditions.

	+/-	A	В	Sum	A ₇	B ₇	S7.
J 1	A+B	+	+			(b)	4
1 2	A+B			+	$A_7=1$, $B_7=1$, and $S_7=1$		d S7=0
1 3	A-B	+		-	Same as 1		
4	A-B	10-10	+	+	Same as 2		2

- (a) (3%) Give an overflow example for an 8-bit addition in case 2.
- (b) (3%) In fact, the 2nd case gives C₈=1 and C₇=0, because A₇=1, B₇=1, and S₇=0. Express the other

- (12%) Carry-lookahead adder
- (8=1 0- (8=0
- What are basic ideas of carry-lookahead adder by using generate and propagate?
- Show the delays of a 4-bit carry-lookahead adder and a 4-bit ripple carry adder. Show the gate delay of a 16-bit adder by two-level carry-lookahead scheme and explain why. (Assume any AND, OR, or XOR gate takes only one gate delay.)

AND-0R=2 CLA ALU

5. (8%) The following figure shows a C program and its MIPS assembly program.

	fib: ((4
	addi \$sp,\$sp, -12
	sw \$ra, 0(\$sp)
	sw (\$s1, 4(\$sp)
	sw \$a0, 8(\$sp)
	slti \$t0, \$a0, 2
	beq \$t0,\$0,L1
	addi \$v0,\$a0,0
	j EXIT
	L1:
	addi \$a0,\$a0, -1
	jal fib
	addi \$51,\$v0,0
	addi \$a0,\$a0,-1
	jal fib
unsigned int fib(unsigned int n) {	add \$v0,\$v0,\$s1
	EXIT:
If $(n < 2)$ return (n) ;	lw \$ra,0(\$sp)
1 (6) (4) (1) (5)	lw \$a0,8(\$sp)
else return (fib(n-1) + fib(n-2));	lw (\$s1,4(\$sp)
	addi \$sp,\$sp, 12
	jr \$ra

- (a) (02%) According to the MIPS calling convention, what are the usages of \$v0 and \$a0?
- (03%) In the procedure prologue, three registers were saved: \$ra, \$s1, and \$a0. \$s1 is a callee saved register, so it must be saved, but why does this procedure save registers \$ra and \$a0?
- (03%) In this code, \$s1 is used as a temporary to hold fib(n-1)+fib(n-2), so why not use a temporary register, say \$t1, instead?
- (10%) The overflow of 8-bit addition A+B=Sum (A=A7 A6...A0, B= B7 B6...B0, S= S7 S6...S0, and carry C8 C7 C6...C0) can be summarized as the following conditions.

	+/-	A	В	Sum	A-7	B ₇	S ₇
1	A+B	+	+			(b)	
2	A+B	-		+	A ₇ =1, B ₇ =1, and S ₇ =		d S7=0
3	A-B	+	-	-		Same as	1
4	A-B		+	+		Same as	2

16 3


- Give an overflow example for an 8-bit addition in case 2.
- (b) In fact, the 2nd case gives C₈=1 and C₇=0, because A₇=1, B₇=1, and S₇=0. Express the other three cases in terms of A₇, B₇, S₇, C₈, and C₇.
- Show the overall overflow condition in terms of C₈ and C₇.
- 7. (8%) Fill in the table for the Multiplicand and Product for each step in order to perform 2x7. You need to provide the OPERATION of the step being performed (shift right, add, no-op, sub). The value of Multiplicand is 0010 and Multiplier is initially 0111.

¿ : \$ (7


Bonus: (+4%) Complete the same table but using Booth Algorithm.

Multiplicand	product	operation	steps
0010	0000 0111	Initial Values	step 0
			step 1
			step 2
NAME OF THE OWNER, OWNE			step 3
E SECTION AND ADDRESS OF THE PARTY OF THE PA			step 4
			step 5
			step 6
			step 7
			step 8

instruction to perform not, \$t0=r8,...)



- (13%) Compiling a while loop in C
 - (a) (10%) Assume i and k correspond to \$s3 (r19) and \$s5 (r21), and the base of the array save is in \$s6 (r22). Write the rest of other MIPS instructions corresponding for the C code: (Hint: use a nor



Assume the program is started from 0x80000, give the MIPS machine code in the following table.

	opcode					function
80000 F	0	0	19	9	2	0
30004						
80008						
80012						
100 -	2					
800 -						

instruction	opcode	Funct if any	instruction	opcode	Funct if any
add	0	32	1w	35	
sll	0	0	bne	5	
sub	0	34	j	2	
nor	0	27	addi	8	

op is it is fune op is it const and the Sw , store is to rt lu , load vs to rt branch when rs (source) = rt (destination) rt = rs + immidiate constant (a) because +3 you because ABBAABBA pattern重複, 規律, 且從前或後解證一樣 (d) because Eptle 10 0,0000 0000 Jmp: 6 26 / can jump to P(1/21-1) ablecause branch can go but forward and backnand, and the eldres is withing its reachable range. because Jump can jump of PCarast(Aldrx4) and 0x00040060 is withing its range

我字很面包,"《程人很钟》

HO3 +12

- 1) Yes, while CPU loading approaches 0, most power consumption of a computer is still say 40% of a full working CPU.
- No. If powerful instruction is hard to implement in hardware, it may lower the overall performance.
- If n > 33, it may cause some issue, on the other hand. If n < 0, it should be left shift instead of right shift
- Yes because all vegisters are 32 bits, so they need to extend in order to t友满 3) bits.
- Yes because the stack pointer \$3 \$\$ too much during a procedure. Its hard for us to locate local variables just by stack pointer. The introduction of Frame Pointer solved the problem.
- No, Its because the 散熟局理

PART I:

Its (not) proper to use MIPS as a performance metric. Because it depends too heavyly on [CPI], which is not fair.

3 (a) Ap1 by (1:
$$\frac{4x(4x)6^{4}) + 2x(3x)6^{4}}{4xy6^{4}} + 2x(2x)6^{4}} = \frac{16+60+4}{4}$$

Ap 2 by (1: $\frac{4x(4x)6^{4}) + 2x(8x)6^{4} + 2x(4x)6^{4}}{4xy6^{4}} = \frac{16+60+4}{4}$

Ap 1 by (2: $\frac{4x(4x)6^{4}) + 2x(8x)6^{4} + 2x(4x)6^{4}}{4xy6^{4}} = \frac{16}{4} = \frac{16}{4$

madine A: AP, by (2: 286) Arz by (2: 60 cs) workload time: (28 x 4) + 60 = 112 + 60 = 172 cs) # machine B: Ar, by (2 $\frac{6 \times (2 \times 10^{6}) + 1 \times (8 \times 10^{6}) + 1 \times (8 \times 10^{6})}{8 \times 10^{6}} = \frac{12 \times 18 + 8}{8} = \frac{136}{8} = 17 \text{ (s)}$ Ap, by (2 $6 \times (1.2 \times 16) + 1 \times (1.6 \times 16) + 1 \times (8 \times 16) = 168 = 21 \text{ (s)}$ worklagd time: (17 x4) + 21 = 68+21 = 89 (5) # machine (: Ap, by (2: $5 \times (2 \times 10^{6}) + 2 \times (8 \times 10^{6}) + 1 \times (8 \times 10^{6}) = \frac{100 + 16 + 8}{2} = \frac{124}{2} = 62$ Ar. by $(2: 5 \times (1.2 \times 1)^6) + 2 \times (1.6 \times 1)^6) + 1 \times (8 \times 1)^6 = \frac{60 + 32 + 80}{2} = \frac{102}{2} = \frac{86}{2}$ workland time : (62×4)+86 = 248+86 = 334 cm # A to average (PI 4x(1,2x15) + 2x(16x15) + 2x(8x15) 1.2x1 + 1.6x1 + 8x6

4,8 + 7.2 + 16

1.2 + 1.6 + 8

j

b machine C: 33+(s) 62x 14 x4 + 86x 1000 56 (5) = 16 + 40 = 565 machine B: 89 cm Impossible because it is machine (b) U/s of for improve EU _ machine (63 workload time still higher than madrine 13 # machine (after refine !: Ap, by (2: 2x10 + 8x109 + 8x10 = 20 +8+1 = 18 (5) Ap. by (2: $1.2 \times 10^{4} + 1.6 \times 10^{4} + 8 \times 10^{4} = 12 + 16 + 8^{2} = 108 = 59 \text{ (3)}$ $2 \times 10^{4} = 12 + 16 + 8^{2} = 108 = 59 \text{ (3)}$ workland time: (18x4)+54 = 12+54 = 126 (5) # 3 (6) An By Sy C& Cy Case 1: Case 2: Case 3: Lace 4: Aq . 0 A1: 0 凝自有了 An: 1 B1: 0 Bn : 0 Bn: 1 59: 1 59:1 59:0 C8:0 (8:1 (8:0 (1: 1 C1: 0 61:1


Yuhan ((1 xor (8) == 1 #

t. ?,-

by using "generate" and "propagate", we can save the time of 43, going ripple process.

4-bit carry-look whend adder 1 1+2+1=440

+4.5
4-bit ripple carry adder 1 1+2x3+0 = 840



A: 1+2+2+2+1 = 890

1 z level

圖有點怪

+2° * a. is the 參數 while \$1 % is the return value.

(b) Save \$ra: because PC 之後運要再3兆 D來空間 caller 的F-行 +3 save \$a.: because 呼叫下一個 caller 後,原本的 \$a. 參數也會較至人 報的值, 所以更先 save 起来。 the because callee 沒有義務去 save #tr.如果caller自己沒有主動去絕#t. 十一個學的話,可能在呼叫巡下一個 procedure 時 #t,就被其他後覆蓋特。

7, 48

Multiplicand	product	Operation	Steps
0010	0000:01110	Initial Value	10
00 (0	1110:01110	生成2	1
0010	1111:0011	Shift Kight	1
0010	1111 :0011 1	No-01P	3
0010	1111:1001	Shift Right	4
0010	1111 1091 1	NO-0P	5
0010	111/:1100	Shife Kishe	6
oolo	0001:11001	t b, 2	7
0010	0000:11100/5	Life b. 1.	1

1

A Pooth Algorithm #

