

COMPUTER ORGANIZATION AND DES

The Hardware/Software Interface



Chapter 3

Arithmetic for Computers

Arithmetic for Computers


- Operations on integers
 - Addition and subtraction
 - Multiplication and division

- Floating-point real numbers
 - Representation and operations



Multiplication

Start with long-multiplication approach




Binary makes it easy:

- \diamond 0 \rightarrow place 0 (0 x multiplicand)
- ◆ 1 → place a copy (1 x multiplicand)



Multiplication Hardware



Multiplier

32 bits

Shift right

Example


Using 4-bit numbers to save space, multiply 2_{ten}×3_{ten}; or 0010_{two}×0011_{two}

| Iteration | Step | Multiplier | Multiplicand | Product |
|-----------|-----------------------------|------------|--------------|-----------|
| 0 | Initial values | 0011 | 0000 0010 | 0000 0000 |
| 1 | 1a: 1 ⇒ Prod = Prod + Mcand | 0011 | 0000 0010 | 0000 0010 |
| | 2: Shift left Multiplicand | 0011 | 000000100 | 0000 0010 |
| | 3: Shift right Multiplier | 00001 | 0000 0100 | 0000 0010 |
| 2 | 1a: 1 ⇒ Prod = Prod + Mcand | 0001 | 0000 0100 | 0000 0110 |
| | 2: Shift left Multiplicand | 0001 | 0000 1000 | 0000 0110 |
| | 3: Shift right Multiplier | 0000 | 0000 1000 | 0000 0110 |
| 3 | 1: 0 ⇒ no operation | 0000 | 0000 1000 | 0000 0110 |
| | 2: Shift left Multiplicand | 0000 | 0001 0000 | 0000 0110 |
| | 3: Shift right Multiplier | 0000 | 0001 0000 | 0000 0110 |
| 4 | 1: 0 ⇒ no operation | 0000 | 0001 0000 | 0000 0110 |
| | 2: Shift left Multiplicand | 0000 | 0010 0000 | 0000 0110 |
| | 3: Shift right Multiplier | 0000 | 0010 0000 | 0000 0110 |



Optimized Multiplier

Perform steps in parallel: add/shift



1a. Add multiplicand to the left half of the product and place the result in the left half of the Product register

Product0 = 1

2. Shift the Product register right 1 bit

32nd repetition?

Done

Start

1. Test Product0 Product0 = 0

No: < 32

Yes: 32 repetitions

- One cycle per partial-product addition
 - That's ok, if frequency of multiplications is low



Example

Multiply 0010_{two}×0011_{two} using optimized multiplier hardware

| Iteration | Step | Multiplicand | Product |
|-----------|------------------------------|--------------|-------------|
| 0 | Initial values | 0010 | 0000 001(1) |
| 1 | 1a: 1 => Prod = Prod + Mcand | 0010 | 0010 0011 |
| | 2: Shift right Product | 0010 | 0001 0001 |
| 2 | 1a: 1 => Prod = Prod + Mcand | 0010 | 0011 0001 |
| | 2: Shift right Product | 0010 | 0001 10 QO |
| 3 | 1: 0 => no operation | 0010 | 0001 1000 |
| | 2: Shift right Product | 0010 | 0000 1100 |
| 4 | 1: 0 => no operation | 0010 | 0000 1100 |
| | 2: Shift right Product | 0010 | 0000 0110 |



Signed Multiplication

The simplest approach:

Negate all negative operands at the beginning, perform unsigned multiplication on the resulting numbers, and then negate the product if necessary.

Disadv:

Extra clock cycles may be needed to negate multiplicand, multiplier, and the double length product.



E.g.: $2_{10} \times 6_{10} = 0010_2 \times 0110_2$

$$6 = 0110_2 \\ \times \underbrace{\begin{array}{c} 0010_{\text{two}} \\ 0110_{\text{two}} \\ + 0000 \\ + 0010 \\ \text{add} \end{array}}_{\text{3}} \underbrace{\begin{array}{c} 0010_{\text{two}} \\ 0110_{\text{two}} \\ + 0010 \\ \text{4} \end{array}}_{\text{0}} \underbrace{\begin{array}{c} 0010_{\text{two}} \\ 0110_{\text{two}} \\ + 0010 \\ \text{5} \end{array}}_{\text{0}} \underbrace{\begin{array}{c} 0010_{\text{two}} \\ 0110_{\text{two}} \\ + 0010 \\ \text{5} \end{array}}_{\text{0}} \underbrace{\begin{array}{c} 0010_{\text{two}} \\ 0010_{\text{two}} \\ - 0010 \\ \text{5} \end{array}}_{\text{5}} \underbrace{\begin{array}{c} 0010_{\text{two}} \\ 0010_{\text{two}} \\ - 0010 \\ \text{5} \end{array}}_{\text{6}} \underbrace{\begin{array}{c} 0010_{\text{two}} \\ 0010_{\text{two}} \\ - 0010 \\ \text{5} \end{array}}_{\text{6}} \underbrace{\begin{array}{c} 0010_{\text{two}} \\ 0010_{\text{two}} \\ - 0010 \\ \text{5} \end{array}}_{\text{6}} \underbrace{\begin{array}{c} 0010_{\text{two}} \\ 0010_{\text{two}} \\ - 0010_{\text{two}} \\ \end{array}}_{\text{6}} \underbrace{\begin{array}{c} 0010_{\text{two}} \\ 0010_{\text{two}} \\ - 0010_{\text{two}} \\ \end{array}}_{\text{6}} \underbrace{\begin{array}{c} 0010_{\text{two}} \\ 0010_{\text{two}} \\ - 0010_{\text{two}} \\ \end{array}}_{\text{6}} \underbrace{\begin{array}{c} 0010_{\text{two}} \\ 0010_{\text{two}} \\ - 0010_{\text{two}} \\ \end{array}}_{\text{6}} \underbrace{\begin{array}{c} 0010_{\text{two}} \\ 0010_{\text{two}} \\ - 0010_{\text{two}} \\ \end{array}}_{\text{6}} \underbrace{\begin{array}{c} 0010_{\text{two}} \\ 0010_{\text{two}} \\ - 0010_{\text{two}} \\ \end{array}}_{\text{6}} \underbrace{\begin{array}{c} 0010_{\text{two}} \\ 0010_{\text{two}} \\ - 0010_{\text{two}} \\ \end{array}}_{\text{6}} \underbrace{\begin{array}{c} 0010_{\text{two}} \\ 0010_{\text{two}} \\ - 0010_{\text{two}} \\ \end{array}}_{\text{6}} \underbrace{\begin{array}{c} 0010_{\text{two}} \\ 0010_{\text{two}} \\ - 0010_{\text{two}} \\ \end{array}}_{\text{6}} \underbrace{\begin{array}{c} 0010_{\text{two}} \\ 0010_{\text{two}} \\ - 0010_$$

- Consider $01110_2 = 1 \times 2^3 + 1 \times 2^2 + 1 \times 2^1$ (three additions)
- Faster calculation
 - $01110_2 = 1 \times 2^4 1 \times 2^1$ (one addition and one subtraction) 14 = 16 - 2




0111102?

9 8 7 6 5 4 3 2 1 0

- □ 00**111111**000 → ?
- 00111111111 \rightarrow 2⁹ 1
- 111 \rightarrow 2³ 1
- $00111111000 \rightarrow (2^{9}-1) (2^{3}-1) = 2^{9} 2^{3}$
- m n
- **0001**11111111**1**000000
- 2m+1 2n



- The key to Booth's insight:
 - classify groups of bits into the beginning, the middle, or the end of a run of 1s



| Current bit | Bit to the right | Explanation | Example |
|-------------|------------------|--------------------------|----------------------------|
| 1 | 0 | Beginning of a run of 1s | 00001111000 _{two} |
| 1 | 1 | Middle of a run of 1s | 00001111000 _{two} |
| 0 | 1 | End of a run of 1s | 00001111000 _{two} |
| 0 | 0 | Middle of a run of Os | 00001111000 _{two} |



Booth's algorithm

- 1. Depending on the current and previous bits, do one of the following:
 - 00: Middle of a string of $0s \Rightarrow no$ arithmetic op
 - 01: End of a string of 1s ⇒ **add** the multiplicand to the left half of the product
 - 10: Beginning of a string of 1s ⇒ **sub** the multiplicand from the left half of the product
 - 11: Middle of a string of $1s \Rightarrow no$ arithmetic op
- 2. Shift the Product register right 1 bit



Requirements:

- Start with a 0 for the bit to the right of the rightmost bit
- Booth's ops is identified according to the values in 2 bits.
- Extend the sigh when the product is shifted to the right.

E.g.,
$$2_{10} \times 6_{10} = 0010_2 \times 0110_2$$

Sign extension

| Itera- Multi- | | Original algorithm | | Booth's algorithm | | |
|---------------|---------|-----------------------------|-------------|------------------------------|--------------|--|
| tion | plicand | Step | Product | Step | Product | |
| 0 | 0010 | Initial values | 0000 0110 | Initial values | 0000 0110 0 | |
| 1 | 0010 | 1: 0 ⇒ no operation | 0000 0110 | 1a: 00 ⇒ no operation | 0000 0110 0 | |
| | 0010 | 2: Shift right Product | 0000 001(1) | 2: Shift right Product | 0000 0011 0 | |
| 2 | 0010 | 1a: 1 ⇒ Prod = Prod + Mcand | 0010 0011 | 1c: 10 ⇒ Prod = Prod - Mcand | 1110 0011 0 | |
| | 0010 | 2: Shift right Product | 0001 0001 | 2: Shift right Product | 1111 00 01 1 | |
| 3 | 0010 | 1a: 1 ⇒ Prod = Prod + Mcand | 0011 0001 | 1d: 11 ⇒ no operation | 1111 0001 1 | |
| | 0010 | 2: Shift right Product | 0001 1000 | 2: Shift right Product | 1111 1000 1 | |
| 4 | 0010 | 1: 0 ⇒ no operation | 0001 1000 | 1b: 01 ⇒ Prod = Prod + Mcand | 000110001 | |
| | 0010 | 2: Shift right Product | 0000 1100 | 2: Shift right Product | 0000 1100 0 | |

Example

- Let's try Booth's algorithm with negative numbers:
- $2_{\text{ten}} \times -3_{\text{ten}} = -6_{\text{ten}} \text{ or } 0010_{\text{two}} \times 1101_{\text{two}} = 1111 \ 1010_{\text{two}}$

Sign extension

| Iteration | Step | Multiplicand | Froduct |
|-----------|------------------------------|--------------|--------------|
| 0 | Initial values | 0010 | 0000 1101 0 |
| 1 | 1c: 10 ⇒ Prod = Prod – Mcand | 0010 | 1110 1101 0 |
| | 2: Shift right Product | 0010 | 1111 0110 1 |
| 2 | 1b: 01 ⇒ Prod = Prod + Mcand | 0010 | 0001 0110 1 |
| | 2: Shift right Product | 0010 | 0000 101(10) |
| 3 | 1c: 10 ⇒ Prod = Prod – Mcand | 0010 | 1110 1011 0 |
| | 2: Shift right Product | 0010 | 1111 010 1 1 |
| 4 | 1d: 11 ⇒ no operation | 0010 | 1111 0101 1 |
| | 2: Shift right Product | 0010 | 1111 1010 1 |



2-Bit Booth Encoding

Using more bits for faster multiplies

b: multiplicand

| Current | bits | Previous bit | Operation | Reason |
|---------|------|--------------|---|--------|
| ai+1 | ai | ai–1 | 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - | |
| 0 | 0 | 0 | NOP | |
| 0 | 0 | 1 | +b | |
| 0 | 1 | 0 | +b | |
| 0 | 1 | 1 1 | +2b | |
| 1 | 0 | 0 | -2b | |
| 1 | 0 | 1 | -b | |
| 1 | 1 | 0 | -b | |
| 1 | 1 | 1 | NOP | |




MIPS Multiplication

- Two 32-bit registers for product
 - HI: most-significant 32 bits
 - LO: least-significant 32-bits
- Instructions
 - mult rs, rt / multu rs, rt
 - 64-bit product in HI/LO
 - mfhi rd / mflo rd
 - Move from HI/LO to rd
 - Can test HI value to see if product overflows 32 bits
 - mul rd, rs, rt
 - Least-significant 32 bits of product -> rd



Division




n-bit operands yield *n*-bit quotient and remainder

- Check for 0 divisor
- Long division approach
 - If divisor ≤ dividend bits
 - 1 bit in quotient, subtract
 - Otherwise
 - 0 bit in quotient, bring down next dividend bit
- Restoring division
 - Do the subtract, and if remainder goes < 0, add divisor back
- Signed division
 - Divide using absolute values
 - Adjust sign of quotient and remainder as required



Division Hardware




Example

4-bit: dividing 7_{ten} by 2_{ten} or 0000 0111_{two} by 0010_{two}


| Iteration | Step | Quotient | Divisor | Remainder |
|-----------|-----------------------------------|----------|-----------|-----------|
| 0 | Initial values | 0000 | 0010 0000 | 0000 0111 |
| | 1: Rem = Rem - Div | 0000 | 0010 0000 | ①110 0111 |
| 1 | 2b: Rem < 0 ⇒ +Div, sll Q, Q0 = 0 | 0000 | 0010 0000 | 0000 0111 |
| | 3: Shift Div right | 0000 | 0001 0000 | 0000 0111 |
| 1 | 1: Rem = Rem - Div | 0000 | 0001 0000 | ①111 0111 |
| 2 | 2b: Rem < 0 ⇒ +Div, sll Q, Q0 = 0 | 0000 | 0001 0000 | 0000 0111 |
| | 3: Shift Div right | 0000 | 0000 1000 | 0000 0111 |
| | 1: Rem = Rem - Div | 0000 | 0000 1000 | ①111 1111 |
| 3 | 2b: Rem < 0 ⇒ +Div, sII Q, Q0 = 0 | 0000 | 0000 1000 | 0000 0111 |
| | 3: Shift Div right | 0000 | 0000 0100 | 0000 0111 |
| 1 - | 1: Rem = Rem - Div | 0000 | 0000 0100 | @000 0011 |
| 4 | 2a: Rem ≥ 0 ⇒ sll Q, Q0 = 1 | 0001 | 0000 0100 | 0000 0011 |
| | 3: Shift Div right | 0001 | 0000 0010 | 0000 0011 |
| | 1: Rem = Rem - Div | 0001 | 0000 0010 | @000 0001 |
| 5 | 2a: Rem ≥ 0 ⇒ sll Q, Q0 = 1 | 0011 | 0000 0010 | 0000 0001 |
| | 3: Shift Div right | 0011 | 0000 0001 | 0000 0001 |



Optimized Divider



- One cycle per partial-remainder subtraction
- Looks a lot like a multiplier!
 - Same hardware can be used for both





Example

Using optimized divider hardware to divide
 7_{ten} by 2_{ten} or 0000 0111_{two} by 0010_{two}

| Iteration | Step | Divisor | Remainder |
|---------------------------------------|------------------------------------|---------|------------------|
| 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | Initial values | 0010 | 0000 0111 |
| 0 | Shift Rem left 1 | 0010 | 0000 1110 |
| | 2: Rem = Rem - Div | 0010 | ①110 1110 |
| 1 | 3b: Rem < 0 ⇒ + Div, sll R, R0 = 0 | 0010 | 0001 1100 |
| 2 | 2: Rem = Rem - Div | 0010 | 1111 1100 |
| | 3b: Rem < 0 ⇒ + Div, sll R, R0 = 0 | 0010 | 0011 10 00 |
| _ | 2: Rem = Rem - Div | 0010 | ©001 1000 |
| 3 | 3a: Rem ≥ 0 ⇒ sll R, R0 = 1 | 0010 | 0011 0001 |
| - | 2: Rem = Rem - Div | 0010 | ©001 0001 |
| 4 | 3a: Rem ≥ 0 ⇒ sll R, R0 = 1 | 0010 | 0010 0011 |
| | Shift left half of Rem right 1 | 0010 | 0001 0011 |



Signed Division

Simplest solution:

- remember the signs of the divisor and dividend and then negate the quotient if the signs disagree
- Note: the dividend and the remainder must have the same signs!

Example

- \bullet +7 ÷ +2 → Quotient = +3, Remainder = +1
- $-7 \div +2 \rightarrow$ Quotient = -3, Remainder = -1
- **■** +7 \div -2 \rightarrow Quotient = -3, Remainder = +1
- $-7 \div -2 \rightarrow$ Quotient = +3, Remainder = -1



MIPS Division

- Use HI/LO registers for result
 - HI: 32-bit remainder
 - LO: 32-bit quotient
- Instructions
 - div rs, rt / divu rs, rt
 - No overflow or divide-by-0 checking
 - Software must perform checks if required
 - Use mfhi, mflo to access result





COMPUTER ORGANIZATION AND DE 5th

The Hardware/Software Interface




3.5

Floating Point

Floating Point

- Representation for non-integral numbers
 - Including very small and very large numbers
- Like scientific notation



- In binary
 - \bullet $\pm 1.xxxxxxx_2 \times 2^{yyyy}$
- Types float and double in C



Floating Point Standard

- Defined by IEEE Std 754-1985
- Developed in response to divergence of representations
 - Portability issues for scientific code
- Now almost universally adopted
- Two representations
 - Single precision (32-bit)
 - Double precision (64-bit)



IEEE Floating-Point Format

Single: 8 bits single: 23 bits double: 11 bits double: 52 bits

S Exponent Fraction

$$x = (-1)^{S} \times (1 + Fraction) \times 2^{(Exponent-Bias)}$$

- S: sign bit $(0 \Rightarrow \text{non-negative}, 1 \Rightarrow \text{negative})$
- Normalize significand: 1.0 ≤ |significand| < 2.0</p>
 - Always has a leading pre-binary-point 1 bit, so no need to represent it explicitly (hidden bit)
 - Significand is Fraction with the "1." restored
- Exponent: excess representation: actual exponent + Bias
 - Ensures exponent is unsigned
 - Single: Bias = 127; Double: Bias = 1023



Single-Precision Range

- Exponents 00000000 and 11111111 reserved
- Smallest value
 - Exponent: 00000001⇒ actual exponent = 1 - 127 = -126
 - Fraction: $000...00 \Rightarrow \text{significand} = 1.0$
 - $\pm 1.0 \times 2^{-126} \approx \pm 1.2 \times 10^{-38}$
- Largest value
 - exponent: 11111110⇒ actual exponent = 254 127 = +127
 - Fraction: 111...11 ⇒ significand ≈ 2.0
 - $\pm 2.0 \times 2^{+127} \approx \pm 3.4 \times 10^{+38}$



Double-Precision Range

- Exponents 0000...00 and 1111...11 reserved
- Smallest value
 - Exponent: 0000000001⇒ actual exponent = 1 - 1023 = -1022
 - Fraction: $000...00 \Rightarrow \text{significand} = 1.0$
 - $\pm 1.0 \times 2^{-1022} \approx \pm 2.2 \times 10^{-308}$
- Largest value

 - Fraction: 111...11 ⇒ significand ≈ 2.0
 - $\pm 2.0 \times 2^{+1023} \approx \pm 1.8 \times 10^{+308}$



Floating-Point Precision

- Relative precision
 - all fraction bits are significant
 - Single: approx 2⁻²³
 - Equivalent to 23 x log₁₀2 ≈ 23 x 0.3 ≈ 6 decimal digits of precision
 - Double: approx 2⁻⁵²
 - Equivalent to 52 x log₁₀2 ≈ 52 x 0.3 ≈ 16 decimal digits of precision



Floating-Point Example

- Represent –0.75
 - $-0.75 = (-1)^1 \times 1.1_2 \times 2^{-1}$
 - S = 1
 - Fraction = $1000...00_2$
 - Exponent = -1 + Bias
 - Single: $-1 + 127 = 126 = 011111110_2$
 - Double: $-1 + 1023 = 1022 = 0111111111110_2$
- Single: 1011111101000...00
- Double: 10111111111101000...00



Floating-Point Example

What number is represented by the singleprecision float

11000000101000...00

- S = 1
- Fraction = $01000...00_2$
- Exponent = $10000001_2 = 129$

$$X = (-1)^{1} \times (1 + 01_{2}) \times 2^{(129 - 127)}$$

$$= (-1) \times 1.25 \times 2^{2}$$

$$= -5.0$$



Infinities and NaNs

- Exponent = 111...1, Fraction = 000...0
 - ±Infinity
 - Can be used in subsequent calculations, avoiding need for overflow check
- Exponent = 111...1, Fraction ≠ 000...0
 - Not-a-Number (NaN)
 - Indicates illegal or undefined result
 - e.g., 0.0 / 0.0
 - Can be used in subsequent calculations



Denormal Numbers

- Exponent = 000...0 ⇒ hidden bit is 0
 - Smaller than normal numbers
 - for gradual underflow, with diminishing precision
 - The smallest single precision de-normalized number is: 0.0000 0000 0000 0000 0000 001_{two} × 2⁻¹²⁶
 - De-normal with fraction = 000...0

$$X = (-1)^S \times (0+0) \times 2^{-126} = \pm 0.0$$

Two representations of 0.0



Floating-Point Summary

| Single | Precision | Double | Precision | Meaning |
|----------|-------------|----------|-------------|---------------------------|
| Exponent | Significant | Exponent | Significant | |
| 0 | 0 | 0 | 0 | 0 |
| 0 | Non-zero | 0 | Non-zero | +/- de-normalized number |
| 1-254 | Anything | 1-2046 | Anything | +/- floating-point number |
| 255 | 0 | 2047 | 0 | +/- infinity |
| 255 | Non-zero | 2047 | Non-zero | NaN (Not a number) |

The smallest positive single precision normalized number is:

 $1.0000\ 0000\ 0000\ 0000\ 0000\ 000_{two} \times 2^{-126}$

The smallest single precision de-normalized number is:

$$0.0000\,0000\,0000\,0000\,0000\,001_{\rm two} \times 2^{-126}$$
 or 1.0×2^{-149}



Floating-Point Addition

- Consider a 4-digit decimal example
 - \bullet 9.999 × 10¹ + 1.610 × 10⁻¹
- 1. Align decimal points
 - Shift number with smaller exponent
 - \bullet 9.999 × 10¹ + 0.016 × 10¹
- 2. Add significands
 - \bullet 9.999 × 10¹ + 0.016 × 10¹ = 10.015 × 10¹
- 3. Normalize result & check for over/underflow
 - \blacksquare 1.0015 × 10²
- 4. Round and renormalize if necessary
 - 1.002×10^2 (Already fits in 4 bits, so no change)



Floating-Point Addition

- Now consider a 4-digit binary example
 - $1.000_2 \times 2^{-1} + -1.110_2 \times 2^{-2} (0.5 + -0.4375)$
- 1. Align binary points
 - Shift number with smaller exponent
 - $1.000_2 \times 2^{-1} + -0.111_2 \times 2^{-1}$
- 2. Add significands
 - $1.000_2 \times 2^{-1} + -0.111_2 \times 2^{-1} = 0.001_2 \times 2^{-1}$
- 3. Normalize result & check for over/underflow
 - $1.000_2 \times 2^{-4}$, with no over/underflow
- 4. Round and renormalize if necessary
 - $-1.000_2 \times 2^{-4}$ (no change) = 0.0625




FP Adder Hardware

- Much more complex than integer adder
- Doing it in one clock cycle would take too long
 - Much longer than integer operations
 - Slower clock would penalize all instructions
- FP adder usually takes several cycles
 - Can be pipelined



FP Adder Hardware





Floating-Point Multiplication

- Consider a 4-digit decimal example
 - $1.110 \times 10^{10} \times 9.200 \times 10^{-5}$
- 1. Add exponents
 - For biased exponents, subtract bias from sum
 - New exponent = 10 + -5 = 5
- 2. Multiply significands
 - $1.110 \times 9.200 = 10.212 \Rightarrow 10.212 \times 10^{5}$
- 3. Normalize result & check for over/underflow
 - \bullet 1.0212 × 10⁶
- 4. Round and renormalize if necessary
 - 1.021×10^6
- 5. Determine sign of result from signs of operands
 - $+1.021 \times 10^6$



Floating-Point Multiplication

- Now consider a 4-digit binary example
 - $1.000_2 \times 2^{-1} \times -1.110_2 \times 2^{-2} \ (0.5 \times -0.4375)$
- 1. Add exponents
 - Unbiased: -1 + -2 = -3
 - Biased: $(-1 + 127) + (-2 + 127)^{2} = -3 + 254 127 = -3 + 127$
- 2. Multiply significands
 - $1.000_2 \times 1.110_2 = 1.1102 \implies 1.110_2 \times 2^{-3}$
- 3. Normalize result & check for over/underflow
 - $1.110_2 \times 2^{-3}$ (no change) with no over/underflow
- 4. Round and renormalize if necessary
 - $1.110_2 \times 2^{-3}$ (no change)
- 5. Determine sign: $+ve \times -ve \Rightarrow -ve$
 - $-1.110_2 \times 2^{-3} = -0.21875$



FP Arithmetic Hardware

- FP multiplier is of similar complexity to FP adder
 - But uses a multiplier for significands instead of an adder
- FP arithmetic hardware usually does
 - Addition, subtraction, multiplication, division, reciprocal, square-root
 - FP ↔ integer conversion
- Operations usually takes several cycles
 - Can be pipelined



FP Instructions in MIPS

- FP hardware is coprocessor 1
 - Adjunct processor that extends the ISA
- Separate FP registers
 - 32 single-precision: \$f0, \$f1, ... \$f31
 - Paired for double-precision: \$f0/\$f1, \$f2/\$f3, ...
 - Release 2 of MIPs ISA supports 32 x 64-bit FP reg's
- FP instructions operate only on FP registers
 - Programs generally don't do integer ops on FP data, or vice versa
 - More registers with minimal code-size impact
- FP load and store instructions
 - lwc1, ldc1, swc1, sdc1
 - e.g., ldc1 \$f8, 32(\$sp)



FP Instructions in MIPS

- Single-precision arithmetic
 - add.s, sub.s, mul.s, div.s
 - e.g., add.s \$f0, \$f1, \$f6
- Double-precision arithmetic
 - add.d, sub.d, mul.d, div.d
 - e.g., mul.d \$f4, \$f4, \$f6
- Single- and double-precision comparison
 - c.xx.s, c.xx.d (xx is eq, 1t, 1e, ...)
 - Sets or clears FP condition-code bit
 - e.g. c.lt.s \$f3, \$f4
- Branch on FP condition code true or false
 - bc1t, bc1f
 - e.g., bc1t TargetLabel



FP Example: Array Multiplication

- $X = X + Y \times Z$
 - All 32 x 32 matrices, 64-bit double-precision elements
- C code:

Addresses of x, y, z in \$a0, \$a1, \$a2, and i, j, k in \$s0, \$s1, \$s2



FP Example: Array Multiplication

MIPS code:

```
li $t1, 32
                   # $t1 = 32 (row size/loop end)
   li $s0, 0
                   # i = 0; initialize 1st for loop
L1: li $s1, 0
                   # j = 0; restart 2nd for loop
L2: 1i $s2, 0 # k = 0; restart 3rd for loop
   addu t2, t2, t2, t2 = i * size(row) + j
   sll $t2, $t2, 3 # $t2 = byte offset of [i][j]
   addu t2, a0, t2 \# t2 = byte address of <math>x[i][j]
   1.d f4, 0(t2) # f4 = 8 bytes of x[i][j]
L3: s11 $t0, $s2, 5 # $t0 = k * 32 (size of row of z)
   addu t0, t0, s1 # t0 = k * size(row) + j
   sll $t0, $t0, 3 # $t0 = byte offset of [k][j]
   addu t0, a2, t0 # t0 = byte address of <math>z[k][j]
   1.d f16, 0(t0) # f16 = 8 bytes of z[k][j]
```





FP Example: Array Multiplication

sll \$t0, \$s0, 5 # \$t0 = i*32 (size of row of y) addu \$t0, \$t0, \$s2 # \$t0 = i*size(row) + k sll \$t0, \$t0, 3 # \$t0 = byte offset of [i][k] addu \$t0, \$a1, \$t0 # \$t0 = byte address of y[i][k] l.d \$f18, 0(\$t0) # \$f18 = 8 bytes of y[i][k] mul.d \$f16, \$f18, \$f16 # \$f16 = y[i][k] * z[k][j] add.d \$f4, \$f4, \$f16 # f4=x[i][j] + y[i][k]*z[k][j] addiu \$s2, \$s2, 1 # \$k k + 1 bne \$s2, \$t1, L3 # if (k != 32) go to L3

bne \$s1, \$t1, L2 # if (j != 32) go to L2

bne \$s0, \$t1, L1 # if (i != 32) go to L1

#\$i = i + 1

s.d f4, 0(t2) # x[i][j] = f4

addiu \$\$1, \$\$1, 1 # \$j = j + 1

addiu \$s0, \$s0, 1



Example: Rounding with Guard Digits

Add $2.56_{\text{ten}} \times 10^0$ to $2.34_{\text{ten}} \times 10^2$, assuming that we have three significant decimal digits. Round to the nearest decimal number with three significant decimal digits, first with guard and round digits, and then without them.

First we must shift the smaller number to the right to align the exponents, so $2.56_{\text{ten}} \times 10^0$ becomes $0.0256_{\text{ten}} \times 10^2$. The guard digit holds 5 and the round digit holds 6. The sum is

$$+ \frac{2.3400_{\text{ten}}}{2.3656_{\text{ten}}}$$

```
[ ] [ ][ ][ ]
result in the g r combined to
given produce
precision a sticky bit
```

Thus the sum is $2.3656_{\text{ten}} \times 10^2$. Rounding sum up with three significant digits yields $2.37_{\text{ten}} \times 10^2$.

Doing this without guard and round digits drops two digits from the calculation. The new sum is

$$+\frac{2.34_{\text{ten}}}{0.02_{\text{ten}}}$$

Interpretation of Data

The BIG Picture

- Bits have no inherent meaning
 - Interpretation depends on the instructions applied
- Computer representations of numbers
 - Finite range and precision
 - Need to account for this in programs



Associativity

- Parallel programs may interleave operations in unexpected orders
 - Assumptions of associativity may fail

| | | (x+y)+z | x+(y+z) |
|---|-----------|----------|-----------|
| X | -1.50E+38 | | -1.50E+38 |
| y | 1.50E+38 | 0.00E+00 | |
| Z | 1.0 | 1.0 | 1.50E+38 |
| | | 1.00E+00 | 0.00E+00 |

 Need to validate parallel programs under varying degrees of parallelism



Right Shift and Division

- Left shift by i places multiplies an integer by 2ⁱ
- Right shift divides by 2ⁱ?
 - Only for unsigned integers
- For signed integers
 - Arithmetic right shift: replicate the sign bit
 - e.g., -5 / 4
 - \blacksquare 11111011₂ >> 2 = 111111110₂ = -2
 - Rounds toward -∞
 - c.f. $11111011_2 >>> 2 = 001111110_2 = +62$



Who Cares About FP Accuracy?

- Important for scientific code
 - But for everyday consumer use?
 - "My bank balance is out by 0.0002¢!" ⊗
- The Intel Pentium FDIV bug
 - The market expects accuracy
 - See Colwell, The Pentium Chronicles



Concluding Remarks

- ISAs support arithmetic
 - Signed and unsigned integers
 - Floating-point approximation to reals
- Bounded range and precision
 - Operations can overflow and underflow
- MIPS ISA
 - Core instructions: 54 most frequently used
 - Other instructions: less frequent

