Computer Organization Lab 3

教授:蔡文錦

TAs:林浩君、薛乃仁、吳年茵

Objectives

In this lab, we are going to implement a simple single cycle CPU with memory unit, which can run R-type, I-type and jump instructions.

Demands

There are plenty of modules that you need to write in this lab:

```
"Simple_Single_CPU.v", "Adder.v", "ALU.v", "ALU_Ctrl.v", "Decoder.v", "Instr_Memory.v", "Mux2to1.v", "Mux3to1.v", "Program_Counter.v", "Reg_File.v", "Shifter.v", "Sign_Extend.v", "Zero_Filled.v", "Data_Memory.v", "Testbench.v"
```


All these files are provided; please make use of them and don't create additional .v files. Only modify the file with the instruction, "your code here" and Simple_Single_CPU.v.

Task Description

We are going to implement these instructions, and we recommend you to write then in such sequence:

- R-type: add, sub, and, or, nor, slt, sll, srl, sllv, srlv, jr
- I-type: addi, lw, sw, beq, bne, blt, bnez, bgez
- J-type: jump, jal

Instruction Format:



R-type Instruction set and ADDI (9% * 5)

Instruction	Example	Meaning	Op Field[31:26]	Shamt	Function Field
add	add rd, rs, rt	Reg[rd]=Reg[rs]+Reg[rt]	6'b000000	x	6'b100011
sub	sub rd, rs, rt	Reg[rd]=Reg[rs]-Reg[rt]	6'b000000	x	6'b010011
and	and rd, rs, rt	Reg[rd]=Reg[rs]&Reg[rt]	6'b000000	x	6'b011111
or	or rd, rs, rt	Reg[rd]=Reg[rs] Reg[rt]	6'b000000	x	6'b101111
nor	nor rd, rs, rt	Reg[rd]=~(Reg[rs] Reg[rt])	6'b000000	x	6'b010000
slt	slt rd, rs, rt	If (Reg[rs] <reg[rt]) else="" reg[rd]="0</td"><td>6'b000000</td><td>х</td><td>6'b010100</td></reg[rt])>	6'b000000	х	6'b010100
sll	sll rd, rt	Reg[rd]= (unsigned) Reg[rt]<<(unsigned) amt	6'b000000	amt	6'b010010
srl	srl rd, rt	Reg[rd]= (unsigned) Reg[rt]>>(unsigned) amt	6'b000000	amt	6'b100010
addi	addi rt,rs,imm	Reg[rt]=Reg[rs] + imm	6'b010011	х	х

Advanced Set: Part 1 (15%)

• sllv (Shift left logical variable) and srlv (Shift right logical variable)

Instruction	Example	Meaning	Op Field[31:26]	Shamt	Function Field
sllv	sllv rd, rt, rs	Reg[rd]= (unsigned) Reg[rt]<<(unsigned) Reg[rs]	6'b000000	x	6'b011000
sirv	srlv rd, rt, rs	Reg[rd]= (unsigned) Reg[rt]>>(unsigned) Reg[rs]	6'b000000	x	6'b101000

I-type Instruction and Jump (25%)

Instruction	Example	Meaning	Op Field[31:26]
lw	lw rt, imm(rs)	Reg[rt] <= Mem[Reg[rs] + imm]	6'b011000
sw	sw rt, imm(rs)	Mem[Reg[rs] + imm] <= Reg[rt]	6'b101000
beq	beq rs, rt, imm	if(Reg[rs]==Reg[rt]) then PC = PC+4+(imm<<2)	6'b011001
bne	bne rs, rt, imm	if(Reg[rs]!=Reg[rt]) then PC = PC+4+(imm<<2)	6'b011010
jump	jump address	PC ={PC[31:28],address[25:0]<<2}	6'b001100

Advanced Set: Part 2 (15%)

- jal (Jump and link)
 - o In MIPS, 31th register is used to save return address for function call Reg[31] save PC+4 and perform jump
- jr (Jump to the address in the register rs)


Instruction	Example	Meaning	Op Field[31:26]	Function Field[5:0]
jal	jal address	Reg[31]=PC+4 PC={PC[31:28],address[25:0]<<2}	6'b001111	x
jr	jr rs	PC=Reg[rs]	6'b000000	6'b000001

Advanced Set: Part 3 (15%)

- blt(branch on less than): if(Reg[rs]<Reg[rt]) then branch
- bnez(branch non equal zero): if(Reg[rs]!=0) then branch
- bgez(branch greater equal zero): if(Reg[rs]>=0) then branch

Instruction	Example	Meaning	Op Field[31:26]
blt	blt rs, rt, imm	if(Reg[rs] <reg[rt]) then<br="">PC = PC+4+(imm<<2)</reg[rt])>	6'b011100
bnez	bnez rs, 0, imm (set rt = 0, note: Reg[0] always equal zero)	if(Reg[rs]!=0) then PC = PC+4+(imm<<2)	6'b011101
bgez	bgez rs, 0, imm (set rt = 0, note: Reg[0] always equal zero)	if(Reg[rs]>=0) then PC = PC+4+(imm<<2)	6'b011110

Architecture



 You should follow the architecture to implement your cpu (but with some tweaks).

Testing Data (for student)

- testcases/test_[1-3].txt: basic instructions using R-type and addi.
- testcases/test_4.txt: basic instructions using I-type and jump.
- No testing for instruction in advance sets! Try to write your own testing data.

Testing Method

Command:

```
> iverilog Testbench.v
> ./a.out
+++++ R-type & addi +++++
test 1
test 2
test 3
+++++ I-type & jump +++++
test 4
Score: 52/52
```

 Ensure the program compiles successfully by executing the command `iverilog Testbench.v`

Submission

- Compress all the *.v files into one zip file, and name your zip file as
 HW3_{studentID}.zip (e.g.
 HW3_0811510.zip)
- No additional directory!
- Wrong format will have 10% penalty.
- Any assignment work by fraud will get a zero point.
- No late submission (deadline: 8/9 23:55)!

```
zipinfo -1 HW3_0987654321.zip
Adder.v
ALU_Ctrl.v
ALU. V
Data_Memory.v
Decoder.v
Instr_Memory.v
Mux2to1.v
Mux3to1.v
Program_Counter.v
Reg_File.v
Shifter.v
Sign_Extend.v
Simple_Single_CPU.v
Testbench.v
Zero_Filled.v
```