Homework #11

7.8* (a) How many 64K × 8 RAM chips are needed to provide a memory capacity of 512K bytes?
(b) How many lines of the address must be used to access 512K bytes? How many of these lines are connected to the address inputs of all chips?
(c) How many lines must be decoded for the chip select inputs? Specify the size of the decoder.

7.12* A 13-bit Hamming code word containing 9 bits of data and 4 parity bits is read from memory. What was the original 9-bit data word that was written into memory if the 13-bit word read out is as follows: (a) 0 1110 0101 0100 (b) 1 1110 1010 0111

7.13* How many parity check bits must be included with the data word to achieve single-error correction and double-error detection when the data word contains (a) 25 bits. (b) 55 bits.

7.18* Specify the size of a ROM (number of words and number of bits per word) that will accommodate the truth table for the following combinational circuit components:
(a) a binary multiplier that multiplies two 5-bit binary words, (b) a 5-bit adder–subtractor,

7.19 Tabulate the PLA programming table for the four Boolean functions listed below. Minimize the numbers of product terms.

$$A(x, y, z) = \Sigma(0, 2, 3, 7) \qquad C(x, y, z) = \Sigma(0, 1, 5, 7)$$

$$B(x, y, z) = \Sigma(1, 2, 4, 5, 6) \qquad D(x, y, z) = \Sigma(0, 2, 3, 4, 6)$$