Homework #7

5.7

The D latch of Fig. 5.6 is constructed with four NAND gates and an inverter. Consider the following three other ways for obtaining a D latch. In each case, draw the logic diagram and verify the characteristic table for each.

(b) Use only NOR gates.



Construct a JK flip-flop using a D flip-flop, a two-to-one-line multiplexer, and an inverter.

5.6 A sequential circuit with two D flip-flops A and B, two inputs, x and y; and one output z is specified by the following next-state and output equations (HDL—see Problem 5.35):

$$A(t + 1) = xy' + xB$$

$$B(t + 1) = xA + xB'$$

$$z = A$$

- (a) Draw the logic diagram of the circuit.
- (b) List the state table for the sequential circuit.
- (c) Draw the corresponding state diagram.

5.8

Derive the state table and the state diagram of the sequential circuit shown in Fig. P5.8. Explain the function that the circuit performs.




FIGURE P5.8

5.10

A sequential circuit has two JK flip-flops A and B, two inputs x and y, and one output z. The flip-flop input equations and circuit output equation are

$$J_A = Bx + B'y'$$
 $K_A = B'x + y$
 $J_B = A'x$ $K_B = A + xy'$
 $z = (A + B)x'y'$



Draw the logic diagram of the circuit.

Tabulate the state table.

