

Hardware Lab (CS 224) Assignment 4

Group No. 18

Team Members:

Daksh Agarwal (230101123) Aditya Shukla (230101115) Kartik Maheshwari (230101116) Ryan Aggarwal (230101117)

February 18, 2025

Contents

1	Objective	3
2	Overview2.1 Inputs and Outputs	3 3 4
3	IC's Used 3.1 JK Flip Flop	4 5 5
4	Truth Tables 4.1 Down Counter	6 6 7
5	Combinational Logic Expressions	9
6	Circuit Diagram	9
7	Circuit Photo	9
8	Verilog code8.1 Multiplexer (MUX)8.2 JK Flip-Flop8.3 Up/Down Counter (4-bit)	11 11 11 11
9	Test Bench and Simulation 9.1 Overview	12 12 12 12 12
	9.5 Simulation Results	13

1 Objective

The objective of this lab is to implement and analyze 4 bit synchronous binary UP/DOWN counter on breadboard and verilog.

2 Overview

This counter has an **8-bit input** and a **4-bit output**, functioning as follows:

2.1 Inputs and Outputs

- Clock (clk): Global clock input that drives the counter.
- Up/Down (up_dn): Determines the counting direction:
 - $-1 \rightarrow \text{Counts up.}$
 - $0 \rightarrow \text{Counts down}.$
- **Set** (**set**): Loads the counter with a specified value (val).
 - Takes priority over the up/down control.
- Reset (rst): Resets the counter to 0000 (or another predefined value).
 - Has the highest priority.
- Value Input (val[3:0]): 4-bit input used when the counter is set.
- Counter Output (count[3:0]): 4-bit output representing the current counter value.

2.2 Priority Order

The operations are executed in the following priority order (from highest to lowest):

- 1. Reset (rst): Forces the counter to 0000.
- 2. **Set** (set): Loads val into the counter.
- 3. Up/Down (up_dn): Determines whether the counter increments or decrements on each clock pulse.

2.3 Differences: Synchronous vs. Asynchronous Counters

- Asynchronous Counters: Also known as ripple counters, these counters trigger the first flip-flop with the external clock, and each subsequent flip-flop is triggered by the preceding one's output. This sequential triggering leads to cumulative delays, impacting precision and making them unsuitable for high-speed applications.
- Synchronous Counters: All flip-flops receive the clock signal simultaneously, controlled by combinational logic. This setup eliminates the ripple effect and reduces delay, making synchronous counters ideal for applications needing accurate and fast counting.




Figure 1: Asynchronous Counter




Figure 2: Synchronous Counter

3 IC's Used

The following ICs are used for implementation:

• HEX Inverter - 7404 (1)

- Quad 2 input OR- 7432 (1)
- Quad 2 input AND 7408 (2)
- JK flip flop with Preset and Clear 7476 (2)
- Quad 2:1 MUX 74157 (3)

3.1 JK Flip Flop

JK flip-flops are versatile bistable devices where the output state follows the inputs J (set) and K (reset). It operates with a clock signal, changing states on clock edges based on the input conditions. This flip-flop can toggle its output when both J and K are high, making it suitable for complex sequential circuits.

J	K	Q (Next State)	Operation
0	0	Q (No Change)	Hold State
0	1	0	Reset
1	0	1	Set
1	1	$ar{Q}$	Toggle

Table 1: Truth Table for JK Flip-Flop




Figure 3: JK Flip-Flop

3.2 Quad 2:1 MUX

A Quad 2:1 Multiplexer (MUX) is a combinational logic circuit that selects one of two inputs (A or B) per output based on a common select signal (S). The 74157 IC contains four independent 2:1 multiplexers, making it useful for handling multiple data lines simultaneously.

Enable (G)	Select (S)	Input A	Input B	Output (Y)
0	0	A	В	A
0	1	A	В	В
1	X	X	X	High Impedance (Disabled)

Table 2: Truth Table for Quad 2:1 Multiplexer (MUX - 74157)




Figure 4: 2:1 Multiplexer

4 Truth Tables

4.1 Down Counter

The following is the truth table when Up=0: When the "Up" input signal of a counter is set to 0, it generally configures the counter to operate in a "down" counting mode. This means that instead of incrementing, the counter will decrement its count value with each clock cycle.

UP = 0 (DOWN COUNTER)

Q ₃	Q ₂	Qi	Qo	UP	Q ₃ +	Q ₂ +	Q _i +	Q ₀ +	J ₃	K ₃	J ₂	K ₂	Ji	K,	Jo	K ₀
0	0	0	0	0	1	ı	1	ı	1	x	ı	x	ı	×	1	×
1	1	1	ı	0	1	1	1	0	×	0	×	0	x	0	×	1
ı	ı	_	0	0	ı	ı	0	I	×	0	x	0	x	ı	ı	×
1	_	0	-	0	1	1	0	0	×	0	×	0	0	×	×	1
1	1	0	0	0	1	0	1	ı	×	0	×	Ι	ı	×	1	×
ı	0	1	ı	0	ı	0	1	0	×	0	0	x	x	0	×	1
1	0	1	0	0	1	0	0	ı	×	0	0	×	×	ı	1	×
ı	0	0	ı	0	1	0	0	0	×	0	0	x	0	×	×	1
1	0	0	0	0	0	ı	1	ı	×	1	ı	x	ı	×	1	×
0	1	1	ı	0	0	ı	1	0	0	x	×	0	x	0	×	1
0	1	1	0	0	0	1	0	1	0	x	×	0	x	1	1	×
0	1	0	ı	0	0	ı	0	0	0	x	×	0	0	×	×	ı
0	1	0	0	0	0	0	1	ı	0	x	×	ı	ı	×	1	×
0	0	ı	ı	0	0	0	ı	0	0	×	0	x	x	0	×	ı
0	0	ı	0	0	0	0	0	ı	0	x	0	x	x	ı	ı	×
0	0	0	ı	0	0	0	0	0	0	x	0	x	0	x	x	I

4.2 Up Counter

The following is the truth table when Up=1: When the "Up" input is set to 1, the counter increments its value with each clock pulse. In a synchronous counter, all flip-flops toggle simultaneously based on combinational logic, eliminating propagation delays. The least significant bit toggles every clock cycle, while higher-order bits toggle only when all preceding bits are high. Logic gates manage state transitions and overflow handling, ensuring accurate and stable counting operation.

UP = I (UP COUNTER)

Q_3	Q ₂	Qi	Qo	UP	Q ₃ +	Q ₂ +	Q _i +	Q ₀ +	J ₃	K ₃	J ₂	K ₂	Ji	K,	Jo	K ₀
0	0	0	0	ı	0	0	0	ı	0	x	0	x	0	×	1	x
ı	1	_	_	ı	0	0	_	0	0	x	0	x	-	x	×	_
ı	I	_	0	ı	0	0	_	I	0	x	0	x	×	0	_	x
ı	ı	0	-	ı	0	I	0	0	0	x	_	x	×	_	×	ı
ı	I	0	0	ı	0	Ι	0	Ι	0	x	×	0	0	×	_	x
ı	0	_	_	ı	0	1	_	0	0	x	×	0	_	x	×	-
ı	0	-	0	ı	0	I	-	I	0	x	×	0	x	0	Ι	x
ı	0	0	_	ı	ı	0	0	0	Ι	x	×	_	×	_	×	Ι
ı	0	0	0	ı	ı	0	0	1	x	0	0	x	0	×	_	x
0	ı	_	_	ı	ı	0	_	0	×	0	0	x	_	×	×	ı
0	ı	_	0	ı	ı	0	_	ı	×	0	0	x	×	0	_	x
0	ı	0	_	ı	ı	Ι	0	0	×	0	_	x	×	_	×	ı
0	ı	0	0	ı	ı	I	0	I	×	0	×	0	0	x	1	×
0	0	_	-	ı	ı	-	_	0	x	0	×	0	_	x	×	ı
0	0	-	0	ı	ı	ı	_	I	x	0	×	0	x	0	-	x
0	0	0	Ι	ı	0	0	0	0	x	ı	x	Ι	x	-	x	Ι

5 Combinational Logic Expressions

We implemented the derived logic expressions using JK flip-flops. We connected the set and reset inputs to the appropriate JK inputs of the flip-flops, ensuring proper synchronization with the clock signal.

$$J_{0} = 1$$

$$J_{1} = Q_{0}(\text{up}) + Q'_{0}(\text{up})'$$

$$J_{2} = Q_{1}Q_{0}(\text{up}) + Q'_{1}Q'_{0}(\text{up})'$$

$$J_{3} = Q_{2}Q_{1}Q_{0}(\text{up}) + Q'_{2}Q'_{1}Q'_{0}(\text{up})'$$


$$K_{0} = 1$$

$$K_{1} = Q_{0}(\text{up}) + Q'_{0}(\text{up})'$$

$$K_{2} = Q_{1}Q_{0}(\text{up}) + Q'_{1}Q'_{0}(\text{up})'$$


$$K_{3} = Q_{2}Q_{1}Q_{0}(\text{up}) + Q'_{2}Q'_{1}Q'_{0}(\text{up})'$$

6 Circuit Diagram



7 Circuit Photo

The following image shows the physical implementation of the designed circuit on a breadboard. The wiring connections, logic components, and display units are arranged as per the circuit schematic.



8 Verilog code

8.1 Multiplexer (MUX)

- Implements a 2:1 multiplexer.
- Selects between two inputs ('a' and 'b') based on a 'select' signal.
- If 'select = 0', the output follows 'a'; otherwise, it follows 'b'.
- Used to control the selection of values in the counter logic.

8.2 JK Flip-Flop

- Implements a JK flip-flop with a positive edge-triggered clock.
- The output toggles when both inputs ('J' and 'K') are '1'.
- If 'J=1, K=0', it sets 'Q=1'; if 'J=0, K=1', it resets 'Q=0'.
- Provides both 'Q' and 'Q' outputs.
- Forms the core storage element in the counter.

8.3 Up/Down Counter (4-bit)

- A 4-bit synchronous up/down counter.
- Uses multiplexers and JK flip-flops for state transitions.
- Inputs:
 - 'clk': Clock signal to control counting.
 - 'reset': Resets the counter to '0'.
 - 'set': Loads a specified value into the counter.
 - 'up': Determines counting direction ('1' for up, '0' for down).
 - 'value[3:0]': The preset value for initialization.
- Outputs:
 - 'counter[3:0]': 4-bit counter output.
- Working Mechanism:
 - Multiplexers select between different input values ('set', 'up', 'reset').

- JK flip-flops toggle based on control signals to maintain counter states.
- Implements synchronous logic to ensure all flip-flops update simultaneously.

9 Test Bench and Simulation

9.1 Overview

- The testbench verifies the functionality of a 4-bit up/down counter.
- It simulates various operations, including counting up, counting down, resetting, and loading a preset value.

9.2 Signal Declarations

- 'clk': Clock signal toggling every 5 time units.
- 'reset': Active-high reset to initialize the counter to 0.
- 'set': Loads a specified 4-bit value into the counter.
- 'up': Determines counting direction ('1' for up, '0' for down).
- 'value[3:0]': The preset value loaded into the counter when 'set' is high.
- 'counter[3:0]': The 4-bit output of the counter.

9.3 Clock Generation

- The testbench generates a clock signal using 'always 5 clk = ~clk;'.
- This creates a periodic clock pulse that drives the counter operation.

9.4 Test Sequence

- Initialization:
 - The clock starts at 0, reset is activated, and 'set' and 'up' are initialized.
- Resetting the Counter:
 - The reset signal is set high for 10 time units and then deactivated.

- Loading a Preset Value:
 - The testbench sets 'set = 1' and assigns a 4-bit value (e.g., '0111').
 - After 10 time units, 'set' is deactivated.
- Counting Operations:
 - The counter runs normally for 200 time units.
 - Another preset value (e.g., '0010') is loaded into the counter.
- Switching Counting Direction:
 - The 'up' signal is toggled to switch from up-counting to down-counting.
- Simulation End:
 - After completing all tests, the simulation terminates with 'finish'.

9.5 Simulation Results

