; A L T O I I C O D E 3 . M U ; Copyright Xerox Corporation 1979

;***Derived from ALTOIICODE2.MU, as last modified by
;***Tobol, August 5, 1976 12:13 PM -- fix DIOG2 bug
;***modified by Ingalls, September 6, 1977
; BitBLT fixed (LREG bug) and extended for new memory
;***modified by Boggs and Taft September 15, 1977 10:10 PM
; Modified MRT to refresh 16K chips and added XMSTA and XMLDA.
; Fixed two bugs in DEXCH and a bug in the interval timer.
; Moved symbol and constant definitions into AltoConsts23.mu.
; MRT split and moved into two 'get' files.
;***modified by Boggs and Taft November 21, 1977 5:10 PM
; Fixed a bug in the Ethernet input main loop.
;***modified by Boggs November 28, 1977 3:53 PM
; Mess with the information returned by VERS

FOUND ON: LALTO SOURCE > ALTO II CODE 3 DM

;Parameterless macro-op sub-table: !37,40,DIR,EIR,BRI,RCLK,SIO,BLT,BLKS,SIT,JMPR,RDRM,WTRM,DIRS,VERS,DREAD,DWRITE,DEXCH,MUL,DIV,DIOG1,DIOG **2,BITBLT,XMLDA,XMSTA,,,,,,;

;Cycle dispatch table: !37,20,L0,L1,L2,L3,L4,L5,L6,L7,L8,R7,R6,R5,R4,R3X,R2X,R1X;

;some global R-Registers

\$NWW \$R37

\$MTEMP

\$R4; \$R37;

\$R25;

State of interrupt system Used by MRT, interval timer and ${\bf EIA}$

Public temporary R-Register

MRT ABOUT FURRY 220 MINSTRUCTIONS

```
;The Display Controller ·
 its R-Registers:
$CBA
                 $R22;
                 $R23;
$AECL
$SLC
                 $R24;
$HTAB
                 $R26;
$YPOS
                 $R27;
$DWA
                 $R30;
$CURX
                 $R20;
$CURDATA
                 $R21;
; its task specific functions:

$EVENFIELD $L024010,000000,000000; F2 = 10 DHT DVT
$SETMODE
                 L024011,000000,0000000; F2 = 11 DHT
                 L026010,000000,124100; F2 = 10 DWT
$DDR
!1,2,DVT1,DVT11;
!1,2,MOREB,NOMORE;
!1,2,NORMX,HALFX;
!1,2,NODD,NEVEN;
!1,2,DHT0,DHT1;
!1,2,NORMODE,HALFMODE;
!1,2,DWTZ,DWTY;
!1,2,DOTAB,NOTAB;
!1,2,XNOMORE,DOMORE;
;Display Vertical Task
DVT:
        MAR← L← DASTART+1;
        CBA← L, L← 0;
         CURDATA← L;
         SLC← L;
                                   CAUSE A VERTICAL FIELD INTERRUPT
         T← MD;
        L← NWW OR T;
        MAR← CURLOC;
                                   SET UP THE CURSOR
         NWW← L, T← 0-1;
        L← MD XOR T;
T← MD, EVENFIELD;
                                   HARDWARE EXPECTS X COMPLEMENTED
         CURX← L, :DVT1;
         L← BIAS-T-1, TASK, :DVT2;
                                            BIAS THE Y COORDINATE
DVT1:
        L← BIAS-T, TASK;
DVT11:
         YPOS← L. :DVT;
DVT2:
```

;Display Horizontal Task. ;11 cycles if no block change, 17 if new control block.

DHT:

MAR← CBA-1; L← SLC -1, BUS=0; SLC← L, :DHT0;

DHT0: T← 37400; MORE TO DO IN THIS BLOCK

SINK← MD;

LE TE MD AND T, SETMODE; HTABE L LCY 8, :NORMODE;

NORMODE: L← T← 377 . T; AECL← L, :REST;

HALFMODE: L \leftarrow T \leftarrow 377 . T; AECL \leftarrow L, :REST, T \leftarrow 0;

REST: L← DWA + T, TASK; INCREMENT DWA BY O OR NWRDS

DWA← L, :DHT; NDNX:

DHT1: L← T← MD+1, BUS=0;

CBA← L, MAR← T, :MOREB;

NOMORE: BLOCK, :DNX; MOREB: T← 37400; L← T← MD AND T, SETMODE;

MAR← CBA+1, :NORMX, EVENFIELD;

NORMX: HTAB← L LCY 8, :NODD; HALFX: HTAB← L LCY 8, :NEVEN;

NODD:

L←T← 377 . T; AECL← L, :XREST;

ODD FIELD, FULL RESOLUTION

NEVEN: L \leftarrow 377 AND T; AECL \leftarrow L, T \leftarrow 0;

EVEN FIELD OR HALF RESOLUTION

L← MD+T; XREST:

T←MD-1;

DWA+L, L+T, TASK; DNX:

SLC←L, :DHT;

;Display Word Task

DWT:

T← DWA;

T←-3+T+1; L← AECL+T,BUS=0,TASK; AECL CONTAINS NWRDS AT THIS TIME

AECL←L, :DWTZ;

DWTY:

BLOCK; TASK, :DWTF;

L←HTAB-1, BUS=0,TASK; HTAB←L, :DOTAB; DWTZ:

DDR←O, :DWTZ; MAR←T←DWA; L←AECL-T-1; DOTAB: NOTAB:

ALUCY, L+2+T; DWA+L, :XNOMORE;

DOMORE: DDR+MD, TASK; DDR+MD, :NOTAB;

XNOMORE:DDR← MD, BLOCK; DDR← MD, TASK;

DWTF: : DWT;

```
;Alto Ethernet Microcode, Version III, Boggs and Metcalfe
;4-way branches using NEXT6 and NEXT7
!17,20,EIFB00,EODOK,EOEOK,ENOCMD,EIFB01,EODPST,EOEPST,EOREST,EIFB10,EODCOL,EOECOL,EIREST,EIFB11,EODUGH.
**EOEUGH, ERBRES;
;2-way branches using NEXT7
;EOCDW1, EOCDWX, and EIGO are all related.
                                                 Be careful!
!7,10,,EIFOK,,EOCDW1,,EIFBAD,EOCDWX,EIGO;
:Miscellaneous address constraints
!7,10,,EOCDWO,EODATA,EIDFUL,EIDZ4,EOCDRS,EIDATA,EPOST;
!7,10,,EIDOK,,,EIDMOR,EIDPST;
!1,1,EIFB1;
!1,1,EIFRST;
;2-way branches using NEXT9
!1,2,EOINPR,EOINPN;
!1,2,EODMOR,EODEND;
!1,2,EOLDOK,EOLDBD;
!1,2,EIFCHK,EIFPRM;
11,2,EOCDWT,EOCDGO;
!1,2,ECNTOK,ECNTZR;
!1,2,EIFIGN,EISET;
!1,2,EIFNBC,EIFBC;
;R Memory Locations
                  Remaining words in buffer points BEFORE next word in buffer
$ECNTR $R12;
$EPNTR $R13:
:Ethernet microcode Status codes
$ESIDON $377;
                  Input Done
$ESODON $777;
                  Output Done
$ESIFUL $1377;
                  Input Buffer full - words lost from tail of packet
                  Load location overflowed
$ESLOAD $1777;
$ESCZER $2377;
                  Zero word count for input or output command
                  Abort - usually caused by reset command
Never Happen - Very bad if it does
$ESABRT $2777;
$ESNEVR $3377;
;Main memory locations in page 1 reserved for Ethernet
$EPLOC $600;
                  Post location
$EBLOC $601;
                  Interrupt bit mask
$EELOC $602;
                  Ending count location
$ELLOC $603;
                  Load location
$EICLOC $604:
                  Input buffer Count
                  Input buffer Pointer
$EIPLOC $605;
$EOCLOC $606:
                  Output buffer Count
$EOPLOC $607;
                  Output buffer Pointer
$EHLOC $610;
                  Host Address
;Function Definitions
$EIDFCT $L000000,014004,000100; BS = 4, Input data
$EILFCT $L016013,070013,000100; F1 = 13, Input Look
$EPFCT $L016014,070014,000100; F1 = 14, Post
$EWFCT $L016015,000000,000000; F1 = 15, Wake-Up
$EODFCT $L026010,000000,124000; F2 = 10, Output data
$E0SFCT $L024011,000000,000000; F2 = 11, Start output
$ERBFCT $L024012,000000,000000; F2 = 12, Rest branch
$EEFCT $L024013,000000,000000; F2 = 13, End of output
$EBFCT $L024014,000000,000000; F2 = 14, Branch
$ECBFCT $L024015,000000,000000; F2 = 15, Countdown branch
```

\$EISFCT \$L024016,000000,000000; F2 = 16, Start input

152

z62

263

26A

752 ECNTOK: ECNTR+ L,L+ T,ECBFCT,TASK;

EPNTR← L,:EODATA;

```
; - Whenever a label has a pending branch, the list of possible
    destination addresses is shown in brackets in the comment field.
; - Special functions are explained in a comment near their first use.
; - To avoid naming conflicts, all labels and special functions; have "E" as the first letter.
;Top of Ethernet Task loop
;Ether Rest Branch Function - ERBFCT
merge ICMD and OCMD Flip Flops into NEXT6 and NEXT7
;ICMD and OCMD are set from ACO [14:15] by the SIO instruction
        00 neither
        01 OCMD - Start output
10 ICMD - Start input
         11 Both - Reset interface
; in preparation for a hack at EIREST, zero EPNTR
EREST: L← 0.ERBFCT;
                                   What's happening?
                                   [ENOCMD, EOREST, EIREST, ERBRES]
        EPNTR← L,:ENOCMD;
                                   Shouldn't happen
ENOCMD: L← ESNEVR,:EPOST;
                                   Reset Command
ERBRES: L← ESABRT,:EPOST;
;Post status and halt. Microcode status in L.
;Put microstatus,,hardstatus in EPLOC, merge c(EBLOC) into NWW.;Note that we write EPLOC and read EBLOC in one operation
;Ether Post Function - EPFCT. Gate the hardware status
:(LOW TRUE) to Bus [10:15], reset interface.
EPOST: MAR← EELOC;
         EPNTR← L, TASK;
                                   Save microcode status in EPNTR
         MD← ECNTR;
                                   Save ending count
         MAR← EPLOC:
                                   double word reference
         T← NWW;
         MD← EPNTR, EPFCT;
                                   BUS AND EPNTR with Status
                                   NWW OR c(EBLOC)
Done. Wait for next command
         L← MD OR T, TASK;
         NWW← L,:EREST;
;This is a subroutine called from both input and output (EOCDGO
; and EISET). The return address is determined by testing ECBFCT,
; which will branch if the buffer has any words in it, which can
;only happen during input.
ESETUP: NOP;
         L← MD,BUS=0:
                                   check for zero length
                                   [ECNTOK, ECNTZR] start-1
         T← MD-1,:ECNTOK;
ECNTZR: L← ESCZER,:EPOST;
                                   Zero word count. Abort
:Ether Countdown Branch Function - ECBFCT.
;NEXT7 = Interface buffer not empty.
```

[EODATA, EIDATA]

;Ethernet Input

;It turns out that starting the receiver for the first time and ;restarting it after ignoring a packet do the same things.

213 EIREST: : EIFIGN;

Hack

;Address filtering code.

;When the first word of a packet is available in the interface; buffer, a wakeup request is generated. The microcode then decides whether to accept the packet. Decision must be reached; before the buffer overflows, within about 14*5.44 usec.; if EHLOC is zero, machine is 'promiscuous' - accept all packets; if destination byte is zero, it is a 'broadcast' packet, accept.; if destination byte equals EHLOC, packet is for us, accept.

;EIFRST is really a subroutine that can be called from EIREST; or from EIGO, output countdown wait. If a packet is ignored; and EPNTR is zero, EIFRST loops back and waits for more; packets, else it returns to the countdown code.

;Ether Branch Function - EBFCT;NEXT7 = IDL % OCMD % ICMD % OUTGONE % INGONE (also known as POST);NEXT6 = COLLision - Can't happen during input

153 EIFRST: MAR← EHLOC; Get Ethernet address
T← 377,EBFCT; What's happening?
L← MD AND T,BUS=0,:EIFOK;[EIFOK,EIFBAD] promiscuous?

22 \ EIFOK: MTEMP← LLCY8,:EIFCHK; [EIFCHK,EIFPRM] Data wakeup

EIFBAD: ERBFCT, TASK,: EIFB1; [EIFB1] POST wakeup; xCMD FF set? [EIFB1: :EIFB00; [EIFB00, EIFB01, EIFB11]]

EIFBOO: :EIFIGN; IDL or INGONE, restart rcvr EIFBO1: L← ESABRT,:EPOST; OCMD, abort EIFB10: L← ESABRT,:EPOST; ICMD, abort

EIFB11: L← ESABRT,: EPOST; ICMD and OCMD, abort

247 EIFPRM: TASK,:EIFBC; Promiscuous. Accept

;Ether Look Function - EILFCT. Gate the first word of the ;data buffer to the bus, but do not increment the read pointer.

EIFCHK: L+ T+ 177400, EILFCT; Mask off src addr byte (BUS AND)
L+ MTEMP-T, SH=0; Broadcast?
SH=0, TASK,: EIFNBC; [EIFNBC, EIFBC] Our Address?

EIFNBC: :EIFIGN; [EIFIGN, EISET]

757 EIFBC: :EISET; [EISET] Enter input main loop

;Ether Input Start Function - EISFCT. Start receiver. Interface ;will generate a data wakeup when the first word of the next ;packet arrives, ignoring any packet currently passing.

254 EIFIGN: SINK+ EPNTR, BUS=0, EPFCT; Reset; Called from output? — dears ICMD F.F. EISFCT, TASK,: EOCDWX; [EOCDWX, EIGO] Restart rcvr

226 EOCDWX: EWFCT,:EOCDWT; Return to countdown wait loop

255 EISET: MAR+ EICLOC,:ESETUP; Double word reference

;Input Main Loop

;Ether Input Data Function - EIDFCT. Gate a word of data to ;the bus from the interface data buffer, increment the read ptr. ; ***** WARNING*****;The delay from decoding EIDFCT to gating data to the bus is ;marginal. Some logic in the interface detects the situation ;(which only happens occasionally) and stops SysClk for one cycle.;Since memory data must be available during cycle 4, and SysClk

;may stop for one cycle, this means that the MD EIDFCT must;happen in cycle 3. There is a bug in this logic which occasionally

; stops the clock in the instruction following the EIDFCT, so ; the EIDFCT instruction should not be the last one of the task, ;or it may screw up someone else (such as RDRAM).

; $\ensuremath{\mathsf{EIDMOR}}$, and $\ensuremath{\mathsf{EIDPST}}$ must have address bits in the pattern: ;xxx1 xxx4 xxx5 ;ECBFCT is used to force an unconditional branch on NEXT7

EIDATA: T← ECNTR-1, BUS=0;

MAR+ L+ EPNTR+1, EBFCT; [EIDMOR, EIDPST] What's happening EIDMOR: EPNTR+ L, L+ T, ECBFCT; [EIDMOK, EIDPST] Guaranteed to branch 24 | EIDCK: MD+ EIDFCT, TASK; [EIDZ4] Read a word from the interfa [EIDZ4] Read a word from the interface EIDZ4: ECNTR← L, :EIDATA;

; We get to EIDPST for one of two reasons:

; (1) The buffer is full. In this case, an EBFCT (NEXT[7]) is pending.; We want to post "full" if this is a normal data wakeup (no branch) but just "input done" if hardware input terminated (branch).

; (2) Hardware input terminated while the buffer was not full.; In this case, an unconditional branch on NEXT[7] is pending, so we always terminate with "input done". [EIDFUL, EPOST] Presumed to be INGONE

EIDPST: L← ESIDON, :EIDFUL; EIDFUL: L← ESIFUL, :EPOST; Input buffer overrun

:Ethernet output

;It is possible to get here due to a collision. If a collision ;happened, the interface was reset (EPFCT) to shut off the ;transmitter. EOSFCT is issued to guarantee more wakeups while generating the countdown. When this is done, the interface is ; again reset, without really doing an output.

EOREST: MAR← ELLOC;

Get load

L← R37;

Use clock as random # gen

EPNTR← LRSH1; L+ MD, EOSFCT; " SH<0,ECNTR← L;

Use bits [6:13] L← current load Overflowed? [EOLDOK, EOLDBD]

EOLDBD: L← ESLOAD,:EPOST;

Load overlow

EOLDOK: L← MTEMP+1;

Write updated load

MAR← ELLOC; MTEMP← L,TASK;

MD← MTEMP,:EORST1;

MTEMP← LLSH1,:EOLDOK;

New load = (old lshift 1) + 1

EORST1: L← EPNTR;

Continue making random #

EPNTR← LRSH1;

T← 377:

L← EPNTR AND T, TASK;

EPNTR← L,:EORST2;

;At this point, EPNTR has O,, random number, ENCTR has old load.

EORST2: MAR← EICLOC;

Has an input buffer been set up?

T← ECNTR;

L← EPNTR AND T:

L← Random & Load ·

SINK← MD, BUS=0;

ECNTR← L,SH=0,EPFCT,:EOINPR;[EOINPR,EOINPN]

EOINPR: EISFCT,:EOCDWT;

[EOCDWT, EOCDGO] Enable in under out

EOINPN: : EOCDWT;

[EOCDWT, EOCDGO] No input.

;Countdown wait loop. MRT will generate a wakeup every ;37 usec which will decrement ECNTR. When it is zero, start ; the transmitter.

;Ether Wake Function - EWFCT. Sets a flip flop which will cause ;a wakeup to this task the next time MRT wakes up (every 37 usec). ;Wakeup is cleared when Ether task next runs. EWFCT must be ; issued in the instruction AFTER a task.

EOCDWT: L← 177400, EBFCT;

What's happening?

EPNTR← L, ECBFCT, : EOCDWO; [EOCDWO, EOCDRS] Packet coming in?

EOCDWO: L+ ECNTR-1,BUS=0,TASK,:EOCDW1; [EOCDW1,EIGO] EOCDW1: ECNTR+ L,EWFCT,:EOCDWT; [EOCDWT,EOCDGO]

EOCDRS: L← ESABRT,:EPOST;

[EPOST] POST event

EIGO: :EIFRST; 227

[EIFRST] Input under output

;Output main loop setup

EOCDGO: MAR← EOCLOC:

EPFCT; EOSFCT,:ESETUP; Double word reference Reset interface Start Transmitter

;Ether Output Start Function - EOSFCT. The interface will generate ;a burst of data requests until the interface buffer is full or the ;memory buffer is empty, wait for silence on the Ether, and begin ;transmitting. Thereafter it will request a word every 5.44 us.

;Ether Output Data Function - EODFCT. Copy the bus into the ;interface data buffer, increment the write pointer, clears wakeup ;request if the buffer is now nearly full (one slot available).

;Output main loop

EODATA: L← MAR← EPNTR+1,EBFCT; What's happening?

T+ ECNTR-1, BUS=0, : EODOK; [EODOK, EODPST, EODCOL, EODUGH]

EODOK: EPNTR← L,L← T,:EODMOR; [EODMOR,EODEND]

EODMOR: ECNTR← L, TASK;

EODFCT← MD,:EODATA;

Output word to transmitter

EODPST: L← ESABRT,:EPOST; [EPOST] POST event

EODCOL: EPFCT,:EOREST; [EOREST] Collision

EODUGH: L← ESABRT,: EPOST; [EPOST] POST + Collision

;Ether EOT Function - EEFCT. Stop generating output data wakeups, ;the interface has all of the packet. When the data buffer runs ;dry, the interface will append the CRC and then generate an ;OUTGONE post wakeup.

EODEND: EEFCT;

TASK;

Disable data wakeups Wait for EEFCT to take

:EOEOT; Wait for Outgone

Output completion. We are waiting for the interface buffer to ;empty, and the interface to generate an OUTGONE Post wakeup.

EOEOT: EBFCT; :EOEOK;

What's happening?

[EOEOK, EOEPST, EOECOL, EOEUGH]

EOEOK: L← ESNEVR,:EPOST;

Runaway Transmitter. Never Never.

EOEPST: L← ESODON,:EPOST;

POST event. Output done

EOECOL: EPFCT,:EOREST;

Collision

EOEUGH: L← ESABRT,:EPOST;

.POST + Collision

```
;Memory Refresh Task, ;Mouse Handler,
;EIA Handler,
;Interval Timer,
;Calender Clock, and
;part of the cursor.
!17,20,TX0,TX6,TX3,TX2,TX8,TX5,TX1,TX7,TX4,,,,,;
!1,2,DOTIMER,NOTIMER;
!1,2,NOTIMERINT,TIMERINT;
!1,2,DOCUR,NOCUR;
!1,2,SHOWC,WAITC;
!1,2,SPCHK,NOSPCHK;
!1,2,NOCLK,CLOCK;
!1,1,MRTLAST;
!1,2,CNOTLAST,CLAST;
$CLOCKTEMP
                $R11:
$REFIIMSK
                $7777;
                * * * A T T E N T I O N * * *
;There are two versions of the Memory refresh code:
        AltoIIMRT4K.mu
                                 for refreshing 4K chips
                                 for refreshing 16K chips
        AltoIIMRT16K.mu
;You must name one or the other 'AltoIIMRT.mu'
; I suggest the following convention for naming the resulting . MB file:
        AltoIICode3.MB for the 4K version
        AltoIICode3XM.MB for the 16K version
#AltoIIMRT.mu;
                                 R37 OVERFLOWED.
CLOCK: MAR CLOCKLOC;
        NOP;
        L← MD+1;
                                  INCREMENT CLOCK IM MEMORY
        MAR← CLOCKLOC;
        MTEMP← L, TASK;
MD← MTEMP, :NOCLK;
DOCUR: L← T← YPOS;
                                 CHECK FOR VISIBLE CURSOR ON THIS SCAN
        SH<0, L← 20-T-1;
                                  ***x13 change: the constant 20 was 17
        SH<0, L← 2+T, :SHOWC;
                                 [SHOWC, WAITC]
WAITC: YPOS← L, L← O, TASK, :MRTLAST; SQUASHES PENDING BRANCH
SHOWC: MAR← CLOCKLOC+T+1, :CNOTLAST;
CNOTLAST: T← CURX, :CURF;
CLAST: T← 0;
        YPOS← L, L← T;
CURF:
        CURX← L;
        L← MD, TASK;
```

CURDATA← L, :MRT;

;AFTER THIS DISPATCH, T WILL CONTAIN XCHANGE, L WILL CONTAIN YCHANGE-1

TX3: TX4: TX5: TX6: TX7:	L← T← ONE +T, :MOO; L← T← ALLONES, :MOO; L← T← O, :MOO; L← T← ONE AND T, :MOO; L← T← ALLONES XOR T, :MOO; T← O, :MOO; T← ONE, :MOO; T← ALLONES, :MOO;	Y=0, X=1 Y=0, X=-1 Y=1, X=0 Y=1, X=1 Y=1, X=-1 Y=-1, X=0 Y=-1, X=1 Y=-1, X=-1
M00:	MAR← MOUSELOC; MTEMP← L; L← MD+ T; T← MD; T← MTEMP+ T+1; MTEMP← L, L← T; MAR← MOUSELOC; CLOCKTEMP← L; MD← MTEMP, TASK; MD← CLOCKTEMP, :MRTA;	START THE FETCH OF THE COORDINATES YCHANGE -1 X+ XCHANGE Y Y+ (YCHANGE-1) + 1 NOW RESTORE THE UPDATED COORDINATES

; CURSOR TASK

;Cursor task specific functions \$XPREG \$L026010,000000,124000; F2 = 10 \$CSR \$L026011,000000,124000; F2 = 11

CURT:

XPREG← CURX, TASK; CSR← CURDATA, :CURT;

;PREDEFINITION FOR PARITY TASK.
;THE CODE IS AT THE END OF THE FILE
!17,20,PR0,,PR2,PR3,PR4,PR5,PR6,PR7,PR8,,,,,;

```
: NOVA EMULATOR
        $SAD
                $R5:
                                 USED BY MEMORY INIT
        $PC
                $R6:
        !7,10,Q0,Q1,Q2,Q3,Q4,Q5,Q6,Q7;
        !1,2,FINSTO,INCPC;
                                         ***X21 addition.
        !1,2,EReRead,FINJMP;
        !1,2,EReadDone,EContRead;
                                         ***X21 addition.
                                          ***X21 addition.
        !1,2,EtherBoot,DiskBoot;
                IR+L+MAR+O, :INXB,SAD+ L; LOAD SAD TO ZERO THE BUS. STORE PC AT O
     →NOVEM:
        Q0:
                L← ONE, :INXA;
                                          EXECUTED TWICE
                L← TOTUWC, : INXA;
        Q1:
                L-402, :INXA;
                                          FIRST READ HEADER INTO 402, THEN
        Q2:
                L← 402, :INXA;
        Q3:
                                          STORE LABEL AT 402
                L← ONE, :INXA;
L←377+1, :INXE;
                                          STORE DATA PAGE STARTING AT 1
        04:
                                          Store Ethernet Input Buffer Length ***X21.
        Q5:
                                          Store Ethernet Input Buffer Pointer ***X21.
        Q6:
                L←ONE, :INXE;
                MAR← DASTART;
                                         CLEAR THE DISPLAY POINTER
        07:
                 L← 0;
                 R37← L;
                 MD← 0;
                 MAR← 177034;
                                          FETCH KEYBOARD
                 L← 100000;
                 NWW← L, T← 0-1;
                 L← MD XOR T, BUSODD;
                                          *** X21 change.
                 MAR← BDAD, :EtherBoot;
                                          [EtherBoot, DiskBoot] *** X21 change.
                                          ; BOOT DISK ADDRESS GOES IN LOCATION 12
        DiskBoot: SAD← L, L← 0+1;
                MD← SAD:
                 MAR← KBLKADR, :FINSTO;
         Ethernet boot section added in X21.
                         $177175;
         $NegBreathM1
                                 First data location of incoming packet
         $EthNovaGo
                         $3:
470 - EtherBoot: LeEthNovaGo, : EReRead; [EReRead, FINJMP]
454 → EReRead: MAR+ EHLOC;
                                 Set the host address to 377 for breath packets
                 TASK:
                 MD← 377;
                 MAR← EPLOC:
                                 Zero the status word and start 'er up
                 SINK← 2, STARTF;
                 MD ← 0:
457 - EContRead: MAR← EPLOC; See if status is still 0
                                 Status for correct read
                 T← 377;
                 L← MD XOR T, TASK, BUS=0;
                 SAD← L. : EReadDone; [EReadDone, EContRead]
456
     - EReadDone: MAR← 2;
                                 Check the packet type
                 T← NegBreathM1; -(Breath-of-life)-1
                 T←MD+T+1:
                 L←SAD OR T;
                 SH=0. :EtherBoot:
         : SUBROUTINE USED BY INITIALIZATION TO SET UP BLOCKS OF MEMORY
         $EIOffset
                         $576;
                                          ***X21 change.
                 T←ONE, :INXCom;
         INXA:
         INXE:
                 T←EIOffset, :INXCom;
                                          ***X21 addition.
         INXCom: MAR←T←IR← SAD+T;
                                          *** X21 addition.
                 PC+ L, L+ 0+T+1;
                                          *** X21 change.
                 MD← PC:
         INXB:
                 SINK+ DISP, BUS, TASK;
```

SAD← L, :Q0;

BRIO:

T← 77777;

```
REGISTERS USED BY NOVA EMULATOR
                 AC'S ARE BACKWARDS BECAUSE THE HARDWARE SUPPLIES THE
$ACO
        $R3;
                 COMPLEMENT ADDRESS WHEN ADDRESSING FROM IR
$AC1
        $R2:
        $R1;
$AC2
$AC3
        $R0:
        $R7:
$XREG
; PREDEFINITIONS FOR NOVA
!17,20,GETAD,G1,G2,G3,G4,G5,G6,G7,G10,G11,G12,G13,G14,G15,G16,G17;
!17,20,XCTAB,XJSR,XISZ,XDSZ,XLDA,XSTA,CONVERT,,,,,,,;
13,4,SHIFT,SH1,SH2,SH3;
!1,2,MAYBE,NOINT;
!1,2,DOINT,DISO;
!1,2,SOMEACTIVE,NOACTIVE;
!1,2, IEXIT, NIEXIT;
117,1,0DDCX:
!1,2,EIR0,EIR1;
!7,1,INTCODE;
!1,2,INTSOFF,INTSON;
                          ***X21 addition for DIRS
!7,10,EMCYCRET,RAMCYCRET,CYX2,CYX3,CYX4,CONVCYCRET,,;
!7,2,MOREBLT,FINBLT;
!1,2,DOIT,DISABLED;
; ALL INSTRUCTIONS RETURN TO START WHEN DONE
START: T← MAR←PC+SKIP;
START1: L← NWW, BUS=0; BUS# 0 MEANS DISABLED OR SOMETHING TO DO
         :MAYBE, SH<0, L← 0+T+1;
                                            SH<0 MEANS DISABLED
MAYBE: PC← L, L← T, :DOINT;
NOINT: PC← L, :DISO;
DOINT: MAR← WWLOC, :INTCODE;
                                   TRY TO CAUSE AN INTERRUPT
; DISPATCH ON FUNCTION FIELD IF ARITHMETIC INSTRUCTION,
OTHERWISE ON INDIRECT BIT AND INDEX FIELD
                          SKIP CLEARED HERE
        L← T← IR← MD;
:DISPATCH ON SHIFT FIELD IF ARITHMETIC INSTRUCTION,
;OTHERWISE ON THE INDIRECT BIT OR IR[3-7]
DIS1:
        T← ACSOURCE. :GETAD:
:GETAD MUST BE 0 MOD 20
                                            PAGE 0
GETAD: T← 0, :DOINS;
         T← PC -1, :DOINS;
G1:
                                            RELATIVE
         T← AC2, :DOINS;
T← AC3, :DOINS;
                                            AC2 RELATIVE
G2:
                                            AC3 RELATIVE
G3:
        T← 0, :DOINS;
T← PC -1, :DOINS;
                                            PAGE O INDIRECT
G4:
                                            RELATIVE INDIRECT
G5:
G6:
         T← AC2, :DOINS;
                                            AC2 RELATIVE INDIRECT
         T← AC3, :DOINS;
                                             AC3 RELATIVE INDIRECT
G7:
                                             COMPLEMENT
         L← 0-T-1, TASK, :SHIFT;
G10:
         L← O-T, TASK, :SHIFT;
L← O+T, TASK, :SHIFT;
611:
                                            NEGATE
                                             MOVE
G12:
        L← 0+T+1, TASK, :SHIFT;
L← ACDEST-T-1, TASK, :SHIFT;
L← ACDEST-T, TASK, :SHIFT;
                                             INCREMENT
G13:
                                             ADD COMPLEMENT
G14:
                                             SUBTRACT
G15:
G16:
         L← ACDEST+T, TASK, :SHIFT;
                                             ADD
         L← ACDEST AND T, TASK, :SHIFT;
G17:
SHIFT:
         DNS← L LCY 8, :START;
                                    SWAP BYTES
         DNS+ L RSH 1, :START;
DNS+ L LSH 1, :START;
                                    RIGHT 1
SH1:
SH2:
                                    LEFT 1
         DNS← L, :START;
                                    NO SHIFT
SH3:
                                                      DIRECT INSTRUCTIONS
DOINS:
         L← DISP + T, TASK, :SAVAD, IDISP;
         L← MAR← DISP+T;
                                                      INDIRECT INSTRUCTIONS
DOIND:
         XREG← L;
         L← MD, TASK, IDISP, :SAVAD;
         L← MAR← PCLOC
                           :INTERRUPT RETURN BRANCH
BRI:
```

L← NWW AND T, SH < 0; NWW+ L, :EIRO; BOTH EIR AND BRI MUST CHECK FOR INTERRUPT REQUESTS WHICH MAY HAVE COME IN WHILE INTERRUPTS WERE OFF L← MD, :DOINT; L← PC, :DOINT; EIRO: EIR1: ;***X21 addition ; DIRS - 61013 - Disable Interrupts and Skip if they were On T←100000; L←NWW AND T; L←PC+1, SH=0; ; DIR - 61000 - Disable Interrupts DIR: T← 100000, :INTSOFF; INTSOFF: L← NWW OR T, TASK, :INTZ; INTSON: PC+L, :INTSOFF; ;EIR - 61001 - Enable Interrupts EIR: L← 100000, :BRIO; ;SIT - 61007 - Start Interval Timer T← ACO; L← R37 OR T, TASK; R37← L, :START; FINJSR: L← PC; AC3← L, L← T, TASK; FINJMP: PC← L, :START; SAVAD: SAD+ L, :XCTAB; ;JSRII - 64400 - JSR double indirect, PC relative. Must have X=1 in opcode ;JSRIS - 65000 - JSR double indirect, AC2 relative. Must have X=2 in opcode

JSRII: MAR← DISP+T; FIRST LEVEL IR← JSRCX; <JSR 0>

T← MD, :DOIND; THE IR← INSTRUCTION WILL NOT BRANCH

;TRAP ON UNIMPLEMENTED OPCODES. SAVES PC AT ;TRAPPC, AND DOES A JMP@ TRAPVEC ! OPCODE.

TRAP: XREG L LCY 8; THE INSTRUCTION

TRAP1: MAR TRAPPC;***X13 CHANGE: TAG 'TRAP1' ADDED IR T 6 37; MD← PC: T← XREG.T; T← TRAPCON+T+1, :DOIND; T NOW CONTAINS 471+OPCODE THIS WILL DO JMP@ 530+OPCODE ;***X21 CHANGE: ADDED TAG RAMTRAP RAMTRAP: SWMODE, :TRAP; ; Parameterless operations come here for dispatch. !1,2,NPNOTRAP,NPTRAP; ***X21 change. Checks < 27. NOPAR: XREG←L LCY 8; T←27; L←DISP-T; ***IIX3. Greatest defined op is 26. ALUCY; SINK+DISP, SINK+X37, BUS, TASK, :NPNOTRAP; NPNOTRAP: :DIR; NPTRAP: :TRAP1; ;***X21 addition for debugging w/ expanded DISP Prom Ú5: :RAMTRAP;

U5: :RAMTRAP; U6: :RAMTRAP; U7: :RAMTRAP;

PC← L, :START;

```
; MAIN INSTRUCTION TABLE. GET HERE: (1) AFTER AN INDIRECTION
                   (2) ON DIRECT INSTRUCTIONS
XCTAB: L← SAD, TASK, :FINJMP;
         T← SAD, :FINJSR;
                                       JSR
XJSR:
         MAR← SAD, :ISZ1;
MAR← SAD, :DSZ1;
MAR← SAD, :FINLOAD;
XISZ:
                                       ISZ
XDSZ:
                                       DSZ
                                       LDA 0-3
XLDA:
                                       /*NORMAL
XSTA:
         MAR← SAD;
XSTA1: L← ACDEST, :FINSTO;
                                       /*NORMAL
         BOUNDS-CHECKING VERSION OF STORE SUBST ";**<CR>" TO "<CR>;**" TO ENABLE THIS CODE:
          !1,2,XSTA1,XSTA2;
          !1,2,DOSTA,TRAPSTA;
**XSTA:
                                       LOCS 10,11 CONTAINS HI,LO BOUNDS .
                   MAR← 10;
**
         T← SAD
         L← MD-T;
                             HIGHBOUND-ADDR
**
         T← MD, ALUCY;
         L← SAD-T, :XSTA1;
1: TASK, :XSTA3;
2: ALUCY, TASK;
**
                                       ADDR-LOWBOUND
;**XSTA1:
;**XSTA2:
                   L← 177, :DOSTA;

XREG← L, :TRAP1; CAUSE A SWAT

MAR← SAD; DO THE STORE NORMALLY
; **XSTA3:
; **DOSTA:
         L← ACDEST, :FINSTO;
DSZ1:
         T← ALLONES, :FINISZ;
ISZ1:
         T← ONE, :FINISZ;
FINSTO: SAD← L,TASK;
FINST1: MD+SAD, :START;
FINLOAD: NOP;
LOADX: L← MD, TASK;
LOADD: ACDEST← L, :START;
FINISZ: L← MD+T;
          MAR← SAD, SH=0;
          SAD← L, :FINSTO;
INCPC: MD← SAD;
          L← PC+1, TASK;
```

;DIVIDE. THIS DIVIDE IS IDENTICAL TO THE NOVA DIVIDE EXCEPT THAT ; IF THE DIVIDE CANNOT BE DONE, THE INSTRUCTION FAILS TO SKIP, OTHERWISE :IT DOES. CARRY IS UNDISTURBED. !1,2,DODIV,NODIV; !1,2,DIVL,ENDDIV; !1,2,NOOVF,OVF; !1,2,DX0,DX1; !1,2,NOSUB,DÓSUB: T← AC2; DIV: L← ACO - T; DO THE DIVIDE ONLY IF AC2>AC0 DIVX: ALUCY, TASK, SAD← L, L← 0+1; :DODIV, SAD← L LSH 1; SAD+ 2. COUNT THE LOOP BY SHIFTING NODIV: :FINBLT; DODIV: L← ACO, :DIV1; ***X21 change. DIVL: L← ACO; SH<0, T+ AC1; WILL THE LEFT SHIFT OF THE DIVIDEND OVERFLOW? DIV1: :NOOVF, ACO← L MLSH 1, L← T← O+T; L← AC1, T← 0 L← 1. SHIFT OVERFLOWED L← 0. SHIFT OK AC1← L LSH 1, L← 0+INCT, :NOV1; OVF: NOOVF: AC1← L LSH 1 , L← T; NOV1: T← AC2, SH=0; L← ACO-T, :DXO; DO THE TEST ONLY IF THE SHIFT DIDN'T OVERFLOW. IF DX1: ALUCY; IT DID, L IS STILL CORRECT, BUT THE TEST WOULD GO THE WRONG WAY. :NOSUB, T← AC1; DX0: :DOSUB, T← AC1; DO THE SUBTRACT DOSUB: ACO← L, L← O+INCT; AND PUT A 1 IN THE QUOTIENT AC1← L; NOSUB: L← SAD, BUS=0, TASK;

ENDDIV: L← PC+1, TASK, :DOIT; ***X21 change. Skip if divide was done.

SAD← L LSH 1, :DIVL;

MPYA:

:FINBLT:

```
;MULTIPLY. THIS IS AN EXACT EMULATION OF NOVA HARDWARE MULTIPLY. ;AC2 IS THE MULTIPLIER, AC1 IS THE MULTIPLICAND. ;THE PRODUCT IS IN AC0 (HIGH PART), AND AC1 (LOW PART).
;PRECISELY: ACO, AC1 + AC1*AC2 + ACO
!1,2,DOMUL,NOMUL;
!1,2,MPYL,MPYA;
!1,2,NOADDIER,ADDIER;
!1,2,NOSPILL,SPILL;
!1,2,NOADDX,ADDX;
!1,2,NOSPILLX,SPILLX;
         L← AC2-1, BUS=0;
XREG←L,L← 0, :DOMUL;
MUL:
                                      GET HERE WITH AC2-1 IN L. DON'T MUL IF AC2=0
MPYX:
         TASK, L← -10+1;
DOMUL:
                             COUNT THE LOOP IN SAD
         SAĎ← L;
         L← AC1, BUSODD;
MPYL:
         T← ACO, :NOADDIER;
NOADDIER: AC1← L MRSH 1, L← T, T← 0, :NOSPILL;
ADDIER: L← T← XREG+INCT;
         L← AC1, ALUCY, :NOADDIER;
SPILL: T← ONE;
NOSPILL: ACO← L MRSH 1;
          L← AC1, BUSODD;
         T← ACO, :NOADDX;
NOADDX: AC1← L MRSH 1, L← T, T← 0, :NOSPILLX;
         L← T← XREG+ INCT;
ADDX:
          L← AC1, ALUCY, : NOADDX;
SPILLX: T← ONE;
NOSPILLX: ACO← L MRSH 1;
          L← SAD+1, BUS=0, TASK;
          SAD← L, :MPYL;
NOMUL:
         T← ACO;
ACO← L, L← T, TASK;
                                      CLEAR ACO
                                       AND REPLACE AC1 WITH ACO
          AC1← L;
```

***X21 change.

```
;CYCLE ACO LEFT BY DISP MOD 20B, UNLESS DISP=0, IN WHICH
;CASE CYCLE BY AC1 MOD 20B
:LEAVES AC1=CYCLE COUNT-1 MOD 20B
$CYRET
                  $R5;
                           Shares space with SAD.
$CYCOUT
                  $R7;
                          Shares space with XREG.
!1,2,EMCYCX,ACCYCLE;
!1,1,Y1;
!1,1,Y2;
!1,1,Y3;
!1,1,Z1;
!1,1,Z2;
!1,1,Z3;
EMCYCLE: L← DISP, SINK← X17, BUS=0;
                                             CONSTANT WITH BS=7
CYCP:
       T← ACO, :EMCYCX;
ACCYCLE: T← AC1;
         L← 17 AND T, :CYCP;
EMCYCX: CYCOUT+L, L+0, :RETCYCX;
RAMCYCX: CYCOUT←L, L←0+1;
RETCYCX: CYRET+L, L+0+T;
         SINK+CYCOUT, BUS;
TASK, :LO;
;TABLE FOR CYCLE
         CYCOUT+ L MRSH 1;
R4:
         L← T← CYCOUT, TASK;
Y3:
         CYCOUT - L MRSH 1;
R3X:
Y2:
         L← T← CYCOUT, TASK;
         CYCOUT← L MRSH 1;
R2X:
         L← T← CYCOUT, TASK;
Y1:
R1X:
         CYCOUT← L MRSH 1, :ENDCYCLE;
L4:
         CYCOUT← L MLSH 1;
         L← T← CYCOUT, TASK;
CYCOUT← L MLSH 1;
Z3:
L3:
         L← T← CYCOUT, TASK;
Z2:
         CYCOUT← L MLSH 1;
L← T← CYCOUT, TASK;
CYCOUT← L MLSH 1, :ENDCYCLE;
L2:
Z1:
L1:
         CYCOUT← L, :ENDCYCLE;
LO:
L8:
         CYCOUT← L LCY 8, :ENDCYCLE;
         CYCOUT← L LCY 8, :Y1;
CYCOUT← L LCY 8, :Y2;
L7:
L6:
         CYCOUT← L LCY 8, :Y3;
L5:
R7:
         CYCOUT← L LCY 8, :Z1;
         CYCOUT+ L LCY 8, :Z2;
R6:
         CYCOUT← L LCY 8, :Z3;
R5:
ENDCYCLE: SINK+ CYRET, BUS, TASK;
         : EMCYCRET;
EMCYCRET: L←CYCOUT, TASK, :LOADD;
```

RAMCYCRET: T←PC, BUS, SWMODE, :TORAM;

T←XREG:

```
; Scan convert instruction for characters. Takes DWAX (Destination
; word address)-NWRDS in ACO, and a pointer to a .AL-format font
; in AC3. AC2+displacement contains a pointer to a two-word block
; containing NWRDS and DBA (Destination Bit Address).
$XH
                 $R10;
                 $R35;
$DWAX
$MASK
                 $R36;
!1,2,HDLOOP,HDEXIT;
!1,2,MERGE,STORE;
!1,2,NFIN,FIN;
!17,2,DOBOTH,MOVELOOP;
CONVERT: MAR←XREG+1;
                         Got here via indirect mechanism which
                         left first arg in SAD, its address in XREG.
        T←17:
        L←MD AND T;
        T←MAR←AC3;
         AC1←L;
                         AC1←DBA&#17
         L←MD+T, TASK;
                         AC3+Character descriptor block address(Char)
         AC3←L;
         MAR←AC3+1;
         T←177400;
         IR←L←MD AND T;
                                 IR←XH
         XH←L LCY 8, :ODDCX;
                                 XH register temporarily contains HD
ODDCX: L←ACO, :HDENTER;
HDLOOP: T←SAD;
                                 (really NWRDS)
         L←DWAX+T;
HDENTER: DWAX←L;
                                 DWAX ← ACO+HD*NWRDS
         L←XH-1, BUS=0, TASK;
         XH←L, :HDLOOP;
HDEXIT: T←MASKTAB;
         MAR←T←AC1+T;
                                  Fetch the mask.
         L←DISP;
         XH←L;
                                  XH register now contains XH
         L←MD:
         MASK←L, L←0+T+1, TASK;
                                  ***X21. AC1 ← (DBA&#17)+1
         AC1←L;
                                  ***X21. Calling conventions changed.
         IR & SAD, TASK;
         CYRET+L, :MOVELOOP;
                                  CYRET+CALL5
MOVELOOP: L←T←XH-1, BUS=0;
                                 Fetch next source word
         MAR←AC3-T-1, :NFIN;
NFIN:
         XH←L;
         T←DISP:
                                  (really NWRDS)
         L←DWAX+T;
                                  Update destination address
         T←MD;
         SINK+AC1, BUS:
         DWAX+L, L+T, TASK, :L0; Call Cycle subroutine
 CONVCYCRET: MAR←DWAX;
         T←MASK, BUS=0;
                                  Data for first word. If MASK=0
         T←CYCOUT.T, :MERGE;
                                  ; then store the word rather than
                                  ; merging, and do not disturb the
                                    second word.
 MERGE:
         L←XREG AND NOT T;
                                  Data for second word.
         T←MD OR T;
                                  First word now merged,
         XREG←L, L←T;
         MTEMP+L;
         MAR - DWAX:
                                          restore it.
         SINK+XREG, BUS=0, TASK;
         MD←MTEMP, :DOBOTH;
                                  XREG=0 means only one word
                                  ; is involved.
 DOBOTH: MAR - DWAX+1;
```

***X21. TASK added.

L←MD OR T; MAR←DWAX+1; XREG←L, TASK; STORE: MD←XREG, :MOVELOOP;

FIN:

L+AC1-1; AC1+L; IR+SH3CONST; L+MD, TASK, :SH1;

***X21. Return AC1 to DBA.
*** ... bletch ...

```
;RCLK - 61003 - Read the Real Time Clock into ACO, AC1
         MAR← CLOCKLOC;
RCLK:
         L← R37;
         AC1← L, :LOADX;
;SIO - 61004 - Put ACO on the bus, issue STARTF to get device attention,
Read Host address from Ethernet interface into ACO.
         L← ACO, STARTF;
         T← 77777:
                                      ***X21 sets ACO[0] to 0
L← RSNF AND T;
LTOACO: ACO← L, TASK, :TOSTART;
; EngNumber is a constant returned by VERS that contains a discription
; of the Alto and it's Microcode. The composition of EngNumber is: bits 0-3 Alto engineering number
         bits 4-7
                            Alto build
         bits 8-15
                            Version number of Microcode
;Use of the Alto Build number has been abandoned.
;the engineering number (EngNumber) is in the MRT files because it
 it different for Altos with and without Extended memory.

YERS: T← EngNumber; ***V3 change
VERS:
         L← 3+Ť, :LTOACO;
                                     ***V3 change
;XMLDA - Extended Memory Load Accumulator.
; ACO ← @AC1 in the alternate bank
XMLDA: XMAR← AC1, :FINLOAD; ***V3 change
         XMAR← AC1, :FINLOAD;
;XMSTA - Extended Memory Store Accumulator
         @AC1 ← ACO in the alternate bank
         XMAR← AC1, :XSTA1;
                                     ***V3 change
```

```
;BLT - 61005 - Block Transfer
:BLKS - 61006 - Block Store
; Accepts in
        ACO/ BLT: Address of first word of source block-1
             BLKS: Data to be stored
        AC1/ Address of last word of destination block
        AC3/ NEGATIVE word count
; Leaves
        ACO/ BLT: Address of last word of source block+1
              BLKS: Unchanged
        AC1/ Unchanged
        AC2/ Unchanged
        AC3/ 0
; These instructions are interruptable. If an interrupt occurs, ; the PC is decremented by one, and the ACs contain the intermediate
; so the instruction can be restarted when the interrupt is dismissed. % \label{eq:control_eq}
!1,2,PERHAPS, NO;
        L← MAR← ACO+1;
BLT:
        ACO← L;
        L← MD, :BLKSA;
BLKS:
        L← ACO;
BLKSA: T← AC3+1, BUS=0;
        MAR← AC1+T, :MOREBLT;
MOREBLT: XREG← L, L← T;
        AC3← L, TASK;
        MD← XREG;
                                   STORE
                                   CHECK FOR INTERRUPT
        L← NWW, BUS=0;
                                           Prepare to back up PC.
        SH<O, :PERHAPS, L← PC-1;
NO:
        SINK← DISP, SINK← M7, BUS, :DISABLED;
PERHAPS: SINK+ DISP, SINK+ M7, BUS, :DOIT;
DOIT:
         PC+L, :FINBLT; ***X21. Reset PC, terminate instruction.
DISABLED: : DIR: GOES TO BLT OR BLKS
FINBLT: T←777; ***X21. PC in [177000-177777] means Ram return
         L+PC+T+1;
         L←PC AND T, TASK, ALUCY;
TOSTART: XREG←L, :START;
RAMRET: T←XREG, BUS, SWMODE;
TORAM: : NOVEM;
```

; PARAMETERLESS INSTRUCTIONS FOR DIDDLING THE WCS.

;JMPRAM - 61010 - JUMP TO THE RAM ADDRESS SPECIFIED BY AC1 JMPR: T+AC1, BUS, SWMODE, :TORAM;

;RDRAM - 61011 - READ THE RAM WORD ADDRESSED BY AC1 INTO AC0 RDRM: $T \leftarrow$ AC1, RDRAM; $L \leftarrow$ ALLONES, TASK, :LOADD;

;WRTRAM - 61012 - WRITE ACO, AC3 INTO THE RAM LOCATION ADDRESSED BY AC1

WTRM:

T← AC1; L← ACO, WRTRAM; L← AC3, :FINBLT;

MAR← AC3;

ACO← L, TASK; MD← ACO, :START;

```
; DOUBLE WORD INSTRUCTIONS
;DREAD - 61015
        ACO← rv(AC3); AC1← rv(AC3 xor 1)
                                  START MEMORY CYCLE
DREAD:
        MAR← AC3;
                                  DELAY
        NOP;
DREAD1: L← MD:
                                  FIRST READ
                                  SECOND READ
        T←MD;
        ACO← L, L←T, TASK;
                                  STORE MSW
        AC1← L, :START;
                                  STORE LSW
;DWRITE - 61016
        rv(AC3)← AC0; rv(AC3 xor 1)← AC1
                                  START MEMORY CYCLE
DWRITE: MAR← AC3;
        NOP;
                                  DELAY
        MD← ACO, TASK;
                                  FIRST WRITE
        MD← AC1, :START;
                                  SECOND WRITE
;DEXCH - 61017
        t← rv(AC3); rv(AC3)← AC0; AC0← t
        t+ rv(AC3 xor 1); rv(AC3 xor 1)+ AC1; AC1+ t
                                  START MEMORY CYCLE
DEXCH: MAR← AC3;
        NOP;
                                  DELAY
                                  FIRST WRITE
        MD← ACO;
        MD← AC1,:DREAD1;
                                  SECOND WRITE, GO TO READ
; DIOGNOSE INSTRUCTIONS
;DIOG1 - 61022
        Hamming Code← AC2
         rv(AC3)← AC0; rv(AC3 xor 1)← AC1
DIOG1: MAR← ERRCTRL;
                                  START WRITE TO ERROR CONTROL
         NOP;
                                  DELAY
                                  WRITE HAMMING CODE, GO TO DWRITE
        MD← AC2,:DWRITE;
;DIOG2 - 61023
         rv(AC3) ← AC0
rv(AC3) ← AC0 xor AC1
                                  START MEMORY CYCLE SETUP FOR XOR
DIOG2: MAR← AC3;
        T← ACO;
L← AC1 XORT;
                                  DO XOR
                                  FIRST WRITE
START MEMORY CYCLE
         MD← ACO;
```

STORE XOR WORD SECOND WRITE

```
; INTERRUPT SYSTEM. TIMING IS 0 CYCLES IF DISABLED, 18 CYCLES
; IF THE INTERRUPTING CHANEL IS INACTIVE, AND 36+6N CYCLES TO CAUSE
; AN INTERRUPT ON CHANNEL N
INTCODE: PC← L. IR← 0:
         T← NWW;
         T← MD OR T;
         L← MD AND T;
                                            SAD HAD POTENTIAL INTERRUPTS
         SAD← L, L← Ť, SH=0;
                                           NWW HAS NEW WW
         NWW← L, L←0+1, :SOMEACTIVE;
                                   RESTORE WW TO CORE
NOACTIVE: MAR← WWLOC;
         L← SAD;
                                   AND REPLACE IT WITH SAD IN NWW
         MD← NWW, TASK;
         NWW← L, :START;
INTZ:
SOMEACTIVE: MAR PCLOC; STORE PC AND SET UP TO FIND HIGHEST PRIORITY REQUEST
         XREG← L, L← 0;
MD← PC, TASK;
ILPA:
         PC← L:
         T← SAD;
ILP:
         L← T← XREG AND T;
SH=0, L← T, T← PC;
:IEXIT, XREG← L LSH 1;
NIEXIT: L← 0+T+1, TASK, :ILPA;
IEXIT: MAR← PCLOC+T+1;
                                    FETCH NEW PC. T HAS CHANNEL #, L HAS MASK
         XREG← L;
         T← XREG;
         L← NWW XOR T;
                         TURN OFF BIT IN WW FOR INTERRUPT ABOUT TO HAPPEN
         T← MD;
         NWW← L, L← T;
PC← L, L← T← 0+1, TASK;
SAD← L MRSH 1, :NOACTIVE;
                                           SAD← 1B5 TO DISABLE INTERRUPTS
```

```
* BIT-BLT - 61024 *
        Modified September 1977 to support Alternate memory banks
        Last modified Sept 6, 1977 by Dan Ingalls
        /* NOVA REGS
        AC2 -> BLT DESCRIPTOR TABLE, AND IS PRESERVED
        AC1 CARRIES LINE COUNT FOR RESUMING AFTER AN
                INTERRUPT. MUST BE 0 AT INITIAL CALL
        ACO AND AC3 ARE SMASHED TO SAVE S-REGS
        /* ALTO REGISTER USAGE
                TOPLD(100), SOURCEBANK(40), DESTBANK(20),
;DISP CARRIES:
                SOURCE(14), OP(3)
$MASK1
                $R0;
                         HAS TO BE AN R-REG FOR SHIFTS
$YMUL
                $R2;
$RETN
                $R2;
$SKEW
                 $R3;
$TEMP
                 $R5;
                $R7;
$WIDTH
                $R7;
                         HAS TO BE AN R-REG FOR SHIFTS
$PLIER
$DESTY
                 $R10;
$WORD2
                 $R10;
$STARTBITSM1
                 $R35;
$SWA
                 $R36;
$DESTX
                 $R36;
                 $R40;
                         HAS TO BE R40 (COPY OF L-REG)
$LREG
$NLINES
                 $R41;
                 $R42;
$RAST1
$SRCX
                 $R43;
$SKMSK
                 $R43;
$SRCY
                 $R44;
$RAST2
                 $R44;
$CONST
                 $R45;
$TWICE
                 $R45;
$HCNT
                 $R46;
                 $R46;
$VINC
$HINC
                 $R47;
$NWORDS
                 $R50;
$MASK2
                 $R51;
                         WAS $R46;
$LASTMASKP1
                 $500;
                         MASKTABLE+021
                 $170000;
$170000
                         SUBROUTINE CALL INDICES
$CALL3
                 $3;
$CALL4
                 $4;
$DWAOFF
                 $2;
                         BLT TABLE OFFSETS
$DXOFF
                 $4;
                 $6;
$DWOFF
$DHOFF
                 $7;
$SWAOFF
                 $10;
                 $12;
$SXOFF
                         GRAY IN WORDS 14-17
$GRAYOFF
                 $14;
$LASTMASK
                 $477;
                         MASKTABLE+020
                                        **NOT IN EARLIER PROMS!
```

```
BITBLT SETUP - CALCULATE RAM STATE FROM AC2'S TABLE
        /* FETCH COORDINATES FROM TABLE
        !1,2,FDDX,BLITX;
        !1,2,FDBL,BBNORAM;
        !17,20,FDBX,,,,FDX,,FDW,,,,FSX,,,,;
                                               FDBL RETURNS (BASED ON OFFSET)
                (0)
BITBLT: L← 0;
        SINK-LREG, BUSODD;
                                 SINK← -1 IFF NO RAM
        L← T← DWOFF, :FDBL;
BBNORAM: TASK, :NPTRAP;
                                 TRAP IF NO RAM
FDW:
        T← MD;
                                 PICK UP WIDTH, HEIGHT
        WIDTH← L, L← T, TASK, :NZWID;
NZWID:
        NLINES← L:
        T← AC1;
        L← NLINES-T;
        NLINES← L, SH<O, TASK;
        : FDDX;
        L← T← DXOFF, :FDBL;
FDDX:
                                 PICK UP DEST X AND Y
        T← MD;
FDX:
        DESTX← L, L← T, TASK;
        DESTY← L;
                                 PICK UP SOURCE X AND Y
        L← T← SXOFF, :FDBL;
        T← MD;
FSX:
        SRCX← L, L← T, TASK;
        SRCY+ L, :CSHI;
        /* FETCH DOUBLEWORD FROM TABLE (L← T← OFFSET, :FDBL)
FDBL:
        MAR← AC2+T;
        SINK← LREG, BUS;
        L← MD, :FDBX;
FDBX:
        /* CALCULATE SKEW AND HINC
        !1,2,LTOR,RTOL;
CSHI:
        T← DESTX;
        L← SRCX-T-1;
        T← LREG+1, SH<0;
                                 TEST HORIZONTAL DIRECTION
        L← 17.T, :LTOR; SKEW ← (SRCX - DESTX) MOD 16
        SKEW← L, L← 0-1, :AH, TÀSK;
RTOL:
                                          HINC ← -1
LTOR:
        SKEW+ L, L+ 0+1, :AH, TASK;
                                          HINC ← +1
        HINC← L;
AH:
        CALCULATE MASK1 AND MASK2
        !1,2, IFRTOL, LNWORDS;
        !1,2,POSWID, NEGWID;
CMASKS: T← DESTX;
        T← 17.T;
        MAR← LASTMASKP1-T-1;
                                 STARTBITS ← 16 - (DESTX.17)
        L← 17-T;
        STARTBITSM1← L;
        L← MD, TASK;
        MASK1← L;
                                 MASK1 ← @(MASKLOC+STARTBITS)
        L← WIDTH-1;
T← LREG-1, SH<0;
        T← DESTX+T+1, :POSWID;
POSWID: T← 17.T;
        MAR← LASTMASK-T-1;
        T← ALLONES;
                                 MASK2 ← NOT
        L← HINC-1;
        L← MD XOR T, SH=0, TASK;
                                          @(MASKLOC+(15-((DESTX+WIDTH-1).17)))
        MASK2← L, :IFRTOL;
         /* IF RIGHT TO LEFT, ADD WIDTH TO X'S AND EXCH MASK1, MASK2
IFRTOL: T← WIDTH-1;
                         WIDTH-1
         L← SRCX+T;
         SRCX← L;
                                 SRCX ← SCRX + (WIDTH-1)
         L← DESTX+T;
                         DESTX + DESTX + (WIDTH-1)
         DESTX← L;
         T← DESTX;
         L← 17.T, TASK;
         STARTBITSM1+ L: STARTBITS + (DESTX.17) + 1
         T← MASK1;
```

```
L← MASK2;
                                 EXCHANGE MASK1 AND MASK2
        MASK1← L, L← T, TASK;
        MASK2+L:
        /* CALCULATE NWORDS
        !1,2,LNW1,THIN;
LNWORDS: T← STARTBITSM1+1;
        L← WIDTH-T-1;
        T← 177760, SH<0;
        T← LREG.T, :LNW1;
        L← CALL4;
                                  NWORDS ← (WIDTH-STARTBITS)/16
LNW1:
        CYRET← L, L← T, :R4, TASK; CYRET←CALL4
        **WIDTH REG NOW FREE**
        L← CYCOUT, :LNW2;
CYX4:
        T← MASK1;
                         SPECIAL CASE OF THIN SLICE
THIN:
        L+MASK2.T;
        MASK1← L, L← 0-1; MASK
NWORDS← L; LOAD NWORDS
                                  MASK1 ← MASK1.MASK2, NWORDS ← -1
LNW2:
        **STARTBITSM1 REG NOW FREE**
        /* DETERMINE VERTICAL DIRECTION
        !1,2,BTOT,TTOB;
        T← SRCY;
        L← DESTY-T;
        T← NLINES-1, SH<0;
        L← 0, :BTOT;
                         VINC ← 0 IFF TOP-TO-BOTTOM
BTOT:
        L← ALLONES;
                         ELSE -1
BTOT1:
        VINC← L;
        L← SRCY+T;
                                  GOING BOTTOM TO TOP
                                          ADD NLINES TO STARTING Y'S
        SRCY← L;
        L← DESTY+T;
        DESTY← L, L← 0+1, TASK;
        TWICE+L, :CWA;
                                  TOP TO BOT, ADD NDONE TO STARTING Y'S
TTOB:
        T← AC1, :BTOT1;
        **AC1 REG NOW FREE**;
         /* CALCULATE WORD ADDRESSES - DO ONCE FOR SWA, THEN FOR DWAX
        L← SRCY;
                       Y HAS TO GO INTO AN R-REG FOR SHIFTING
CWA:
        YMUL← L:
        T← SWAOFF;
                                  FIRST TIME IS FOR SWA, SRCX
        L SRCX;
**SRCX, SRCY REG NOW FREE**
DOSWA:
        MAR← AC2+T;
                              . FETCH BITMAP ADDR AND RASTER
         XREG← L;
         L←CALL3;
         CYRET← L;
                                  CYRET+CALL3
         L← MD:
         T← MD;
        DWAX← L, L←T, TASK;
         RAST2← L;
         T← 177760;
        L← T← XREG.T, :R4, TASK;
                                        SWA ← SWA + SRCX/16
CYX3:
         T← CYCOUT;
         L← DWAX+T;
         DWAX← L;
         !1,2,NOADD,DOADD;
         !1,2,MULLP,CDELT;
                                  SWA + SWA + SRCY*RAST1
         L← RAST2;
                                           NO MULT IF STARTING Y=0
         SINK← YMUL, BUS=0, TASK;
         PLIER← L, :MULLP;
MULLP: L← PLIER, BUSODD;
                                          MULTIPLY RASTER BY Y
PLIER L RSH 1, :NOADD;
NOADD: L YMUL, SH=0, TASK;
SHIFTB: YMUL L LSH 1, :MULLP;
                                  TEST NO MORE MULTIPLIER BITS
DOADD: T← YMUL;
         L← DWAX+T;
         DWAX← L, L←T, :SHIFTB, TASK;
         **PLIER, YMUL REG NOW FREE**
         !1,2,HNEG,HPOS;
         !1,2,VPOS,VNEG;
         !1,1,CD1;
                         CALCULATE DELTAS = +-(NWORDS+2)[HINC] +-RASTER[VINC]
         L← T← HINC-1:
                          (NOTE T← -2 OR 0)
CDELT:
         L+ T+ NWORDS-T, SH=0; (L+NWORDS+2 OR T+NWORDS)
```

```
SINK+ VINC, BUSODD, :HNEG;
CD1:
         T← RAST2, :VPOS;
L← -2-T, :CD1; (MAKES L←-(NWORDS+2))
HNEG:
HPOS:
                                          BY NOW, LREG = +-(NWORDS+2)
         L← LREG+T, :GDELT, TASK;
L← LREG-T, :GDELT, TASK;
VPOS:
VNEG:
                                                 AND T = RASTER
         RAST2← L;
GDELT:
          /* END WORD ADDR LOOP
          !1,2,ONEMORE,CTOPL;
          L← TWICE-1;
          TWICE← L, SH<0;
L← RAST2, :ONEMORE;
                                        USE RAST2 2ND TIME THRU
                  RAST1← L;
ONEMORE:
          L← DESTY, TASK; USE DESTY 2ND TIME THRU
          YMUL← L;
          L← DWAX:
                                       USE DWAX 2ND TIME THRU
                             CAREFUL - DESTX=SWA!!
          T← DESTX;
          SWA+ L, L+ T; USE DESTX 2ND TIME THRU
T+ DWAOFF, :DOSWA; AND DO IT AGAIN
                                       AND DO IT AGAIN FOR DWAX, DESTX
          **TWICE, VINC REGS NOW FREE**
          /* CALCULATE TOPLD
          !1,2,CTOP1,CSKEW;
          !1,2,HM1,H1;
          !1,2,NOTOPL,TOPL;
CTOPL:
          L← SKEW, BUS=0, TASK; IF SKEW=0 THEN 0, ELSE
          IR← 0, :CTOP1;
T← SRCX;
CTX:
CTOP1:
                              (SKEW GR SRCX.17) XOR (HINC EQ 0)
          L← HINC-1;
          T← 17.T, SH=0; TEST HINC
L← SKEW-T-1, :HM1;
          T← HINC, SH<0;
H1:
          L← SWA+T, :NOTOPL;
HM1: T← LREG; IF HINC=-1, THEN FLIP

L← 0-T-1, :H1; THE POLARITY OF THE TEST

NOTOPL: SINK← HINC, BUSODD, TASK, :CTX; HINC FORCES BUSODD

TOPL: SWA← L, TASK; (DISP ← 100 FOR TOPLD)
          IR← 100, :CSKEW;
**HINC REG NOW FREE**
          /* CALCULATE SKEW MASK
          !1,2,THINC,BCOM1;
          !1,2,COMSK,NOCOM;
          T← SKEW, BUS=0; IF SKEW=0, THEN COMP
CSKEW:
          MAR← LASTMASKP1-T-1, :THINC;
THINC:
          L←HINC-1:
                                        IF HINC=-1, THEN COMP
          SH=0;
          T← ALLONES, :COMSK;
L← MD XOR T, :GFN;
BCOM1:
COMSK:
NOCOM:
          L← MD, :GFN;
           /* GET FUNCTION
GFN:
          MAR← AC2;
          SKMSK← L:
          T← MD;
          L← DISP+T, TASK;
                                                  DISP + DISP .OR. FUNCTION
          IR← LREG, :BENTR;
```

```
BITBLT WORK - VERT AND HORIZ LOOPS WITH 4 SOURCES, 4 FUNCTIONS
         /* VERTICAL LOOP: UPDATE SWA, DWAX
         !1,2,D00,VL00P;
VLOOP:
        T← SWA:
        L← RAST1+T;
                          INC SWA BY DELTA
         SWA← L;
         T← DWAX;
                                    INC DWAX BY DELTA
         L← RAST2+T, TASK;
         DWAX← L;
         /* TEST FOR DONE, OR NEED GRAY
         !1,2,MOREV,DONEV;
         !1,2,BMAYBE,BNOINT;
         !1,2,BDOINT,BDISO;
         !1,2,DOGRAY,NOGRAY;
        L← T← NLINES-1;
                                    DECR NLINES AND CHECK IF DONE
BENTR:
         NLINES← L, SH<0;
        L← NWW, BUS=0, :MOREV; CHECK FOR INTERRUPTS
L← 3.T, :BMAYBE, SH<0; CHECK DISABLED ****
MOREV:
BNOINT: SINK DISP, SINK 1gm10, BUS=0, :BDISO, TASK;
BMAYBE: SINK DISP, SINK 1gm10, BUS=0, :BDOINT, TASK; TEST IF NEED GRAY(FUNC=8,12)
BDISO: CONST L, :DOGRAY; ***V3 change
         /* INTERRUPT SUSPENSION (POSSIBLY)
!1,1,DOI1; MAY GET AN OR-1
BDOINT: : DOI1; TASK HERE
         T← AC2;
DOI1:
         MAR← DHOFF+T:
                                    NLINES DONE = HT-NLINES-1
         T← NLINES;
         L← PC-1;
                                    BACK UP THE PC, SO WE GET RESTARTED
         PC← L;
                                              ... WITH NO LINES DONE IN AC1
         L← MD-T-1, :BLITX, TASK;
         /* LOAD GRAY FOR THIS LINE (IF FUNCTION NEEDS IT)
         !1,2,PRELD,NOPLD;
DOGRAY: T← CONST-1;
         T← GRAYOFF+T+1;
         MAR← AC2+T;
         NOP:
                  UGH
         L← MD;
NOGRAY: SINK← DISP, SINK← 1gm100, BUS=0, TASK; TEST TOPLD
         CONST← L, :PRELD;
         /* NORMAL COMPLETION
NEGWID: L← 0, :BLITX, TASK;
DONEV: L← 0, :BLITX, TASK;
                                    MAY BE AN OR-1 HERE!
         AC1← L, :FINBLT;
BLITX:
         /* PRELOAD OF FIRST SOURCE WORD (DEPENDING ON ALIGNMENT)
         SINK+ DISP, SINK+ 1gm40, BUS=0; WHICH BANK
PRELD:
         T← HINC, :AB1;
         MAR← SWA-T, :XB1;
XMAR← SWA-T, :XB1;
NB1:
                                     (NORMAL BANK)
                                    (ALTERNATE BANK)
AB1:
XB1:
         NOP:
         L← MD, TASK;
         WORD2← L, :NOPLD;
         /* HORIZONTAL LOOP - 3 CALLS FOR 1ST, MIDDLE AND LAST WORDS
         !1,2,FDISPA,LASTH;
         %17,17,14,DON0,,DON2,DON3;
                                                       CALLERS OF HORIZ LOOP
         NOTE THIS IGNORES 14-BITS, SO 1gm14 WORKS LIKE L←O FOR RETN
                           IGNORE RESULTING BUS
         !14,1,LH1;
NOPLD:
         L← 3, :FDISP;
                                     CALL #3 IS FIRST WORD
          L← NWORDS;
DON3:
         HCNT← L, SH<0;
                                     HCNT COUNTS WHOLE WORDS
                                     IF NEG, THEN NO MIDDLE OR LAST
DONO:
          L← HCNT-1, :D00;
DO0:
         HCNT← L, SH<0;
                                     CALL #0 (OR-14!) IS MIDDLE WORDS
         UGLY HACK SQUEEZES 2 INSTRS OUT OF INNER LOOP:
         L← DISP, SINK← 1gm14, BUS, TASK, :FDISPA;
:LH1; TASK AND BUS PENDING
                                                                (WORKS LIKE L←0)
LASTH:
         L← 2, :FDISP;
                                     CALL #2 IS LAST WORD
LH1:
```

```
DON2:
        :VL00P;
        /* HERE ARE THE SOURCE FUNCTIONS
        !17,20,,,,F0,,,,F1,,,,F2,,,,F3; IGNORE OP BITS IN FUNCTION CODE
                                                 SAME FOR WINDOW RETURNS
        !17,20,,,,FOA,,,,F1A,,,,F2A,,,,;
        13,4,0P0,0P1,0P2,0P3;
        !1,2,AB2,NB2;
FDISP:
        SINK← DISP, SINK←lgm14, BUS, TASK;
FDISPA: RETN← L, :F0;
        SINK← DISP, SINK← 1gm40, BUS=0, :WIND; FUNC 0 ~ WINDOW
FO:
        SINK← DISP, SINK← 1gm40, BUS=0, :WIND; FUNC 1 - NOT WINDOW
F1:
        T← CYCOUT;
.F1A:
        L← ALLONES XOR T, TASK, :F3A;
        SINK+ DISP, SINK+ 1gm40, BUS=0, :WIND; FUNC 2 - WINDOW .AND. GRAY
F2:
        T← CYCOUT;
F2A:
        L← ALLONES XOR T;
        SINK+ DISP, SINK+ 1gm20, BUS=0; WHICH BANK
                                  TEMP ← NOT WINDOW
        TEMP← L, :AB2;
        MAR← DWAX, :XB2;
XMAR← DWAX, :XB2;
                                  (NORMAL BANK)
NB2:
                                  (ALTERNATE BANK)
AB2:
        L← CONST AND T;
                                  WINDOW .AND. GRAY
XB2:
        T← TEMP;
        T← MD .T;
                                  DEST.AND.NOT WINDOW
                                                    (TRANSPARENT)
        L← LREG OR T, TASK, :F3A;
        L+ CONST, TASK, :F3A; FUNC 3 - CONSTANT (COLOR)
F3:
         /* AFTER GETTING SOURCE, START MEMORY AND DISPATCH ON OP
         !1,2,AB3,NB3;
F3A:
         CYCOUT← L;
                          (TASK HERE)
        SINK← DISP, SINK← 1gm20, BUS=0; WHICH BANK
SINK← DISP, SINK← 1gm3, BUS, :AB3; DIS
FOA:
                                                   DISPATCH ON OP
                                  (NORMAL BANK)
         T← MAR← DWAX, :OPO;
NB3:
        T← XMAR← DWAX, :OPO;
                                  (ALTERNATE BANK)
AB3:
         /* HERE ARE THE OPERATIONS - ENTER WITH SOURCE IN CYCOUT
         %16,17,15,STFULL,STMSK; MASKED OR FULL STORE (LOOK AT 2-BIT)
                                  OP 0 - SOURCE
OP0:
                                  TEST IF UNMASKED
         SINK← RETN, BUS;
OPOA:
         L← HINC+T, :STFULL;
                                  ELSE:STMSK
         T← CYCOUT:
                                  OP 1 - SOURCE .OR. DEST
OP1:
         L← MD OR T, :OPN;
         T← CYCOUT;
                                  OP 2 - SOURCE .XOR. DEST
OP2:
         L← MD XOR T, :OPN;
OP3:
         T← CYCOUT;
                                  OP 3 - (NOT SOURCE) .AND. DEST
         L← 0-T-1:
         T← LREG;
         L← MD AND T, :OPN;
        SINK← DISP, SINK← 1gm20, BUS=0, TASK;
CYCOUT← L, :AB3;
OPN:
                                                   WHICH BANK
         /* STORE MASKED INTO DESTINATION
         !1,2,STM2,STM1;
         !1,2,AB4,NB4;
STMSK:
        L← MD;
         SINK← RETN, BUSODD, TASK;
                                          DETERMINE MASK FROM CALL INDEX
                                 STACHE DEST WORD IN TEMP
         TEMP← L, :STM2;
         T←MASK1, :STM3;
T←MASK2, :STM3;
STM1:
STM2:
STM3:
         L← CYCOUT AND T; ***X24. Removed TASK clause.
                                  AND INTO SOURCE
         CYCOUT← L, L← 0-T-1;
                                  T← MASK COMPLEMENTED
         T← LREG;
         T← TEMP .T;
                                  AND INTO DEST
         L← CYCOUT OR T;
                                  OR TOGETHER THEN GO STORE
         SINK← DISP, SINK← 1gm20, BUS=0, TASK;
CYCOUT← L, :AB4;
                                                   WHICH BANK
                                   (NORMAL BANK)
NB4:
         T← MAR← DWAX, :OPOA;
                                  (ALTERNATE BANK)
AB4:
         T← XMAR← DWAX, :OPOA;
         /* STORE UNMASKED FROM CYCOUT (L=NEXT DWAX)
STFULL: MD← CYCOUT;
STFUL1: SINK+ RETN, BUS, TASK;
         DWAX← L, :DONO;
```

SWA← L, :FOA;

/* WINDOW SOURCE FUNCTION TASKS UPON RETURN, RESULT IN CYCOUT !1,2,DOCY,NOCY; !17,1,WIA; !1,2,NZSK,ZESK; !1,2,AB5,NB5; L← T← SKMSK, :AB5; ENTER HERE (8 INST TO TASK)
(NORMAL BANK) WIND: MAR← SWA, :XB5; ENTER HERE (8 IN MAR← SWA, :XB5; (NORMAL BANK)

XMAR← SWA, :XB5; (ALTERNATE BANK)

L← WORD2.T, SH=0;

CYCOUT← L, L← 0-T-1, :NZSK; CYCOUT←

L← MD, TASK; ZERO SKEW BYPASSES LOTS

CYCOUT← L, :NOCY; NB5: AB5: (ALTERNATE BÁNK) XB5: CYCOUT← OLD WORD .AND. MSK ZESK: NZSK: T← MD; L← LREG.T; TEMP← L, L←T, TASK; TEMP← NEW WORD .AND. NOTMSK WORD2← L; TO TEMP;

LOTE CYCOUT OR T;

CYCOUTO L, LOTE 0+1, SH=0;

SINKO SKEW, BUS, :DOCY; OR THEM TOGETHER DONT CYCLE A ZERO ***X21. CYRET← L LSH 1, L← T, :LO; CYCLE BY S T← SWA, :WIA; (MAY HAVE OR-17 FROM BUS) CYCLE BY SKEW ***X21. DOCY: NOCY: T← SWA; CYX2: WIA: L← HINC+T; SINK← DISP, SINK← 1gm14, BUS, TASK; DISPATCH TO CALLER

MAR←DCBR+T:

```
THE DISK CONTROLLER
        ITS REGISTERS:
$DCBR
                 $R34;
$KNMAR
                 $R33:
$CKSUMR
                 $R32:
$KWDCT
                 $R31:
$KNMARW
                 $R33;
$CKSUMRW
                 $R32:
$KWDCTW
                 $R31;
        ITS TASK SPECIFIC FUNCTIONS AND BUS SOURCES:
                 $L020012,014003,124100; DF1 = 12 (LHS) BS = 3 (RHS)
$KSTAT
                 L024011,000000,0000000; NDF2 = 11
$RWC
                 $L024012,000000,000000; NDF2 = 12
$RECNO
$INIT
                 $L024010,000000,0000000; NDF2 = 10
                 $L016014,000000,000000; NDF1 = 14
$CLRSTAT
                 $L020015,000000,124000; DF1 = 15 (LHS only) Requires bus def
$KCOMM
                 L024014,000000,000000; NDF2 = 14
$SWRNRDY
                 $L020016,000000,124000; DF1 = 16 (LHS only) Requires bus def
$L020017,014004,124100; DF1 = 17 (LHS) BS = 4 (RHS)
$KADR
$KDATA
$STROBE
                 L016011,000000,000000; NDF1 = 11
                 L024015,000000,0000000; NDF2 = 15
$NFER
$STROBON
                 $L024016,000000,0000000; NDF2 = 16
                 $L024013,000000,000000; NDF2 = 13
$XFRDAT
                 L016013,000000,0000000; NDF1 = 13
$INCRECNO
        THE DISK CONTROLLER COMES IN TWO PARTS. THE SECTOR
        TASK HANDLES DEVICE CONTROL AND COMMAND UNDERSTANDING
         AND STATUS REPORTING AND THE LIKE. THE WORD TASK ONLY
         RUNS AFTER BEING ENABLED BY THE SECTOR TASK AND
         ACTUALLY MOVES DATA WORDS TO AND FRO.
    THE SECTOR TASK
        LABEL PREDEFINITIONS:
!1,2,COMM,NOCOMM;
!1,2,COMM2,IDLE1;
!1,2,BADCOMM,COMM3;
!1,2,COMM4,ILLSEC;
!1,2,COMM5,WHYNRDY;
!1,2,STROB,CKSECT;
!1,2,STALL,CKSECT1;
!1,2,KSFINI,CKSECT2;
!1,2, IDLE2, TRANSFER;
!1,2,STALL2,GASP;
!1,2,INVERT,NOINVERT;
         MAR← KBLKADR2;
KSEC:
         CLRSTAT:
                          RESET THE STORED DISK ADDRESS
KP00:
         MD+L+ALLONES+1, :GCOM2; ALSO CLEAR DCB POINTER
                          GET FIRST DCB POINTER
GETCOM: MAR←KBLKADR:
GCOM1:
         NOP:
         L←MD:
GCOM2:
         DCBR+L.TASK;
         KCOMM←TOWTT;
                          IDLE ALL DATA TRANSFERS
         MAR←KBLKADR3;
                          GENERATE A SECTOR INTERRUPT
         T←NWW:
         L←MD OR T:
         MAR←KBLKADR+1;
                          STORE THE STATUS
         NWW←L, TASK;
         MD~KSTAT;
                          WRITE THE CURRENT DCB POINTER
         MAR←KBLKADR;
                          INITIAL STATUS IS INCOMPLETE.
         KSTAT←5;
         L+DCBR, TASK, BUS=0;
         MD←DCBR, :COMM;
         BUS=0 MAPS COMM TO NOCOMM
                 GET THE DISK COMMAND
COMM:
         T←2;
```

T←TOTUWC;

L←MD XOR T, TASK, STROBON;

KWDCT+L, :COMM2;

STROBON MAPS COMM2 TO IDLE1

READ NEW DISK ADDRESS COMM2: T←10;

MAR+DCBR+T+1; T-KWDCT: L←ONE AND T;

L←-400 AND T, SH=0; T←MD, SH=0, :INVERT;

SH=0 MAPS INVERT TO NOINVERT

INVERT: L←2 XOR T, TASK, :BADCOMM; NOINVERT: L←T, TASK, :BADCOMM;

SH=0 MAPS BADCOMM TO COMM3

COMM3: KNMAR←L:

MAR←KBLKADR2; WRITE THE NEW DISK ADDRESS

CHECK FOR SECTOR > 13 T←SECT2CM:

NEW DISK ADDRESS TO HARDWARE L←T←KDATA←KNMAR+T;

KADR←KWDCT, ALUCY; DISK COMMAND TO HARDWARE

L←MD XOR T, TASK, :COMM4; COMPARE OLD AND NEW DISK ADDRESSES

ALUCY MAPS COMM4 TO ILLSEC

COMM4: CKSUMR←L;

MAR+KBLKADR2; WRITE THE NEW DISK ADDRESS T+CADM, SWRNRDY; SEE IF DISK IS READY

L←CKSUMR AND T, :COMM5;

SWRNRDY MAPS COMM5 TO WHYNRDY

MD←KNMAR; COMM5:

COMPLETE THE WRITE

SH=0, TASK; :STROB:

SH=0 MAPS STROB TO CKSECT

CKSECT: T←KNMAR,NFER;

L+KSTAT XOR T. :STALL:

NFER MAPS STALL TO CKSECT1

CKSECT1: CKSUMR←L,XFRDAT; T+CKSUMR, :KSFINI;

XFRDAT MAPS KSFINI TO CKSECT2

CKSECT2: L←SECTMSK AND T; KSLAST: BLOCK, SH=0; TASK, : IDLE2; GASP:

SH=0 MAPS IDLE2 TO TRANSFER

TRANSFER: KCOMM+TOTUWC; TURN ON THE TRANSFER

!1,2,ERRFND,NOERRFND;

!1,2,EF1,NEF1;

SEE IF STATUS REPRESENTS ERROR DMPSTAT: T←COMERR1;

L←KSTAT AND T;

WRITE FINAL STATUS MAR←DCBR+1;

KWDCT+L, TASK, SH=0; MD+KSTAT,: ERRFND;

SH=0 MAPS ERRFND TO NOERRFND

NOERRFND: T+6; PICK UP NO-ERROR INTERRUPT WORD

INTCOM: MAR←DCBR+T;

T←NWW:

L+MD OR T; SINK+KWDCT, BUS=0, TASK;

NWW←L,:EF1;

BUS=0 MAPS EF1 TO NEF1

NEF1: MAR←DCBR,:GCOM1; FETCH ADDRESS OF NEXT CONTROL BLOCK

ERRFND: T+7,:INTCOM; PICK UP ERROR INTERRUPT WORD

EF1: :KSEC;

NOCOMM: L-ALLONES, CLRSTAT, : KSLAST;

IDLE1: L + ALLONES, : KSLAST;

IDLE2: KSTAT+LOW14, :GETCOM; NO ACTIVITY THIS SECTOR

BADCOMM: KSTAT←7;

ILLEGAL COMMAND ONLY NOTED IN KBLK STAT

BLOCK;

TASK,:EF1;

WHYNRDY: NFER;

STALL: BLOCK, :STALL2;

NFER MAPS STALL2 TO GASP

STALL2: TASK;

:DMPSTAT;

ILLSEC: KSTAT+7, :STALL; ILLEGAL SECTOR SPECIFIED

STROB: CLRSTAT;

L+ALLONES, STROBE, : CKSECT1;

KSFINI: KSTAT←4, :STALL;

COMMAND FINISHED CORRECTLY

0016

1742

KNMARW←L:

```
;DISK WORD TASK
         WORD TASK PREDEFINITIONS
        !37,37,,,,RP0,INPREF1,CKP0,WP0,,PXFLP1,RDCK0,WRT0,REC1,,REC2,REC3,,,RECORC,RECOW,R0,,CK0,W0,,R2,,W2,,RE
        **CO,,KWD;
        !1,2,RW1,RW2
        !1,2,CK1,CK2;
        !1,2,CK3,CK4;
         !1,2,CKERR,CK5;
         !1,2,PXFLP,PXF2;
         !1,2,PREFDONE,INPREF;
         !1,2,,CK6;
        !1,2,CKSMERR,PXFLPO:
         KWD:
                 BLOCK,: RECO;
                 SH<0 MAPS RECO TO RECO
                 ANYTHING=INIT MAPS RECO TO KWD
        RECO:
                 L+2. TASK:
                                  LENGTH OF RECORD O (ALLOW RELEASE IF BLOCKED)
                 KNMARW←L:
                 T←KNMARW, BLOCK, RWC;
                                           GET ADDR OF MEMORY BLOCK TO TRANSFER
                 MAR + DCBR+T+1, : RECORC;
                 WRITE MAPS RECORC TO RECOW
                 INIT MAPS RECORC TO KWD
                                                   FIRST RECORD READ DELAY
         RECORC: T←MFRRDL, BLOCK, :REC12A;
                T←MFROBL, BLOCK, :REC12A;
                                                   FIRST RECORD O'S BLOCK LENGTH
         RECOW:
                 L←10, INCRECNO; LENGTH OF RECORD 1
         REC1:
                 T←4, :REC12;
         REC2:
                 L←PAGE1, INCRECNO;
                                           LENGTH OF RECORD 2
                 T←5, :REC12;
         REC12: MAR←DCBR+T, RWC;
                                           MEM BLK ADDR FOR RECORD
                 KNMARW←L, :RDCKO;
                 RWC=WRITE MAPS RDCKO INTO WRTO
                 RWC=INIT MAPS RDCKO INTO KWD
         RDCKO: T←MIRRDL, :REC12A;
                 T+MIROBL, :REC12A;
         WRTO:
         REC12A: L←MD;
                 KWDCTW+L, L+T;
                 KCOMM← STUWC, :INPREFO;
         COM1:
         INPREF: L←CKSUMRW+1, INIT, BLOCK;
INPREFO: CKSUMRW←L, SH<0, TASK, :INPREF1;</pre>
                 INIT MAPS INPREF1 TO KWD
         INPREF1: KDATA+O. : PREFDONE:
                 SH<0 MAPS PREFDONE TO INPREF
                                  COMPUTE TOP OF BLOCK TO TRANSFER
         PREFDONE: T+KNMARW;
                                           (ALSO USED FOR RESET)
                 L - KWDCTW+T, RWC;
         KWDX:
                 KNMARW←L, BLOCK, : RPO;
                 RWC=CHECK MAPS RPO TO CKPO
                 RWC=WRITE MAPS RPO AND CKPO TO WPO
                 RWC=INIT MAPS RPO, CKPO, AND WPO TO KWD
[764 RPO:
                  KCOMM-STRCWFS,:WP1;
                                  ADJUST FINISHING CONDITION BY 1 FOR CHECKING ONLY
                 L←KWDCTW-1;
         CKP0:
                 KWDCTW←L,:RPO;
                  KDATA←ONE;
                                  WRITE THE SYNC PATTERN
         WPO:
  1744 WP1:
                 L←KBLKADR, TASK, : RW1;
                                           INITIALIZE THE CHECKSUM AND ENTER XFER LOOP
 1745 XFLP:
                                  BEGINNING OF MAIN XFER LOOP
                  T←L←KNMARW-1:
```

MAR←KNMARW, RWC; L←KWDCTW-T,:RO;

; RWC=CHECK MAPS RO TO CKO

RWC=WRITE MAPS RO AND CKO TO WO

RWC=INIT MAPS RO, CKO, AND WO TO KWD

RO: T←CKSUMRW,SH=O,BLOCK;

MD←L←KDATA XOR T,TASK,:RW1;

SH=0 MAPS RW1 TO RW2

LUC CKSUMRW←L,:XFLP;

WO: T←CKSUMRW, BLOCK;

KDATA←L←MD XOR T,SH=0;

TASK,:RW1;

; AS ALREADY NOTED, SH=0 MAPS RW1 TO RW2

CKO: T-KDATA, BLOCK, SH=0;

L←MD XOR T,BUS=0,:CK1;

; SH=0 MAPS CK1 TO CK2

CK1: L←CKSUMRW XOR T,SH=0,:CK3;

; BUS=0 MAPS CK3 TO CK4

CK3: TASK,:CKERR;

; SH=0 MAPS CKERR TO CK5

CK5: CKSUMRW←L,:XFLP;

CK4: MAR+KNMARW, :CK6;

; SH=0 MAPS CK6 TO CK6

CK6: CKSUMRW←L,L←0+T; MTEMP←L,TASK; MD←MTEMP,:XFLP;

CK2: L+CKSUMRW-T,:R2;

; BUS=0 MAPS R2 TO R2

RW2: CKSUMRW←L;

TEKDATAECKSUMRW,RWC; THIS CODE HANDLES THE FINAL CHECKSUM LEKDATAET, BLOCK,:R2;

RWC=CHECK NEVER GETS HERE
RWC=WRITE MAPS R2 TO W2

RWC=INIT MAPS R2 AND W2 TO KWD

R2: LEMRPAL, SH=0; SET READ POSTAMBLE LENGTH, CHECK CKSUM

KCOMM←TOTUWC, :CKSMERR;

SH=0 MAPS CKSMERR TO PXFLP0

W2: L+MWPAL, TASK; SET WRITE POSTAMBLE LENGTH

CKSUMRW+L, :PXFLP;

CKSMERR: KSTAT+0,:PXFLPO; 0 MEANS CHECKSUM ERROR .. CONTINUE

PXFLP: L+CKSUMRW+1, INIT, BLOCK;

PXFLPO: CKSUMRW+L, TASK, SH=0, :PXFLP1;

; INIT MAPS PXFLP1 TO KWD

PXFLP1: KDATA+0,:PXFLP;

SH=0 MAPS PXFLP TO PXF2

PXF2: RECNO, BLOCK; DISPATCH BASED ON RECORD NUMBER

:REC1;

RECNO=2 MAPS REC1 INTO REC2 RECNO=3 MAPS REC1 INTO REC3 RECNO=INIT MAPS REC1 INTO KWD

KSTAT+4,:PXFLP; 4 MEANS SUCCESS!!! REC3:

CKERR: KCOMM←TOTUWC; TURN OFF DATA TRANSFER
L←KSTAT←6, :PXFLP1; SHOW CHECK ERROR AND LOOP

```
;The Parity Error Task
;Its label predefinition is way earlier
; It dumps the following interesting registers:
;614/ DCBR
;615/ KNMAR
                        Disk control block
                        Disk memory address
                        Display memory address
Display control block
Emulator program counter
;616/ DWA
;617/ CBA
;620/ PC
;621/ SAD
                        Emulator temporary register for indirection
PART:
            T← 10;
            L← ALLONES;
                                                  TURN OFF MEMORY INTERRUPTS
            MAR← ERRCTRL, :PX1;
L← SAD, :PX;
PR8:
           L← SAD, :PX;

L← PC, :PX;

L← CBA, :PX;

L← DWA, :PX;

L← KNMAR, :PX;

L← DCBR, :PX;

L← NWW OR T, TASK;

NWW← L, :PART;
PR7:
PR6:
PR5:
PR4:
PR3:
PR2:
                                                  T CONTAINS 1 AT THIS POINT
PRO:
PX:
PX1:
            MAR← 612+T;
MTEMP← L, L← T;
MD← MTEMP;
                                                  THIS CLOBBERS THE CURSOR FOR ONE FRAME WHEN AN ERROR OCCURS
            CURDATA← L;
            T← CURDATA-1, BUS;
             :PRO;
```