# $\frac{\text{EE214 - Report 6}}{\text{Sequence Generator}}$

 $\begin{array}{c} {\rm Harsh~S~Roniyar~(22B3942)} \\ {\rm FR-19/T-19} \end{array}$ 

 $16 {\rm th~September~2023}$ 

# Contents

	0.1 Objective	2
	0.2 Overview	2
L	State Diagram and K-Maps	3
2	Sequence Generator	6
	2.1 RTL Viewer	6
	2.2 ModelSim and RTL Simulations	7
	2.3 ScanChain	8

## Introduction

#### 0.1 Objective

The aim of the assignment was to implement a Sequence Generator to print (110011) repeatedly as shown in the figure below using Structural-Dataflow design using D-Flipflops.




Figure 1: Sequence Generator

Following that, we also had to perform an RTL and then a ScanChain Simulation of the design.

#### 0.2 Overview

In this report, I have presented my work done on Quartus using VHDL during the sixth lab.


I have also done design verification using ScanChain tool on Xen-10 FPGA board and verified my design. The ScanChain output is also shown in the report.


The circuit presented in the report has the RTL Viewer followed by the ModelSim Waveform and Transcript obtained from Quartus.

## Chapter 1

# State Diagram and K-Maps

This section contains the outline of the Sequence Generator made in the lab.






## Chapter 2

# Sequence Generator

### 2.1 RTL Viewer

Date: September 15, 2023

Project: Sequence




Page 1 of 1

Revision: DUT

#### 2.2 ModelSim and RTL Simulations

RTL simulations of Sequence Generator gave the following ModelSim Waveform



RTL simulations of Sequence Generator gave the following transcript




Figure 2.1: Successful Transcript of Sequence Generator

## 2.3 ScanChain

The ScanChain after dumping the .svf file gave the following output in out123.txt




Figure 2.2: Not a single Failure in the ScanChain output.

THANK YOU!