EE214 - Report 3 Fibonacci Detector

 $\begin{array}{c} {\rm Harsh~S~Roniyar~(22B3942)} \\ {\rm FR-}19/{\rm T-}19 \end{array}$

 $25 \mathrm{th}$ August 2023

Contents

L	K-Maps and Circuit Diagrams	3
2	Fibonacci Detector	5
3	Pin Planner	8

Introduction

In this report, I have presented my work done on Quartus using VHDL during the third lab.


I have also done design verification using Xen-10 FPGA board and verified my design. The pin planner is also included in the report.

The circuit presented in the report has the RTL Viewer followed by the ModelSim Waveform obtained from Quartus.

Chapter 1

K-Maps and Circuit Diagrams


This section contains the k-map and the diagram of the circuit made in the lab.




Chapter 2

Fibonacci Detector

Date: August 25, 2023 Project: Fibonacci



Page 1 of 1 Revision: DUT



Entity:testbench Architecture:behave Date: Fri Aug 25 16:35:39 IST 2023 Row: 1 Page: 1

Chapter 3

Pin Planner




Figure 3.1: Pin Planner for FPGA using Quartus

THANK YOU!