

EE214 - Report 1

**Designing Circuits using
Universal Gate “NOR”**

Harsh S Roniyar (22B3942)

11th August 2023

Contents

1	Lab Diagrams	3
2	AND using NOR	7
3	OR using NOR	10
4	XOR using NOR	13
5	Half Subtractor	16
6	Full Subtractor using XOR and NOR	19

Introduction

In this report, I have presented my work done on Quartus using VHDL during the first lab.

All the gates presented in the report have the RTL Viewer followed by the ModelSim Waveform obtained from Quartus.

Chapter 1

Lab Diagrams

This section contains the diagrams of the gates made in the lab.

11/08/2023

Designing Circuits using NOR.

EXPERIMENT 1

M T W T F S S
Page No. YOUVA
Date

(1) AND gate

A	B	$A.B$
0	0	0
0	1	0
1	0	0
1	1	1


(2) OR gate

A	B	$A+B$
0	0	0
0	1	1
1	0	1
1	1	1

(3) XOR gate


A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

④ Half Subtractor




A	B	DIFF	BORROW
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

⑤ Full Subtractor



A	B	Bin	DIFF	BORROW
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1





Chapter 2

AND using NOR

Date: August 13, 2023

Project: AND_using_NOR







Chapter 3

OR using NOR

Date: August 12, 2023

Project: OR_using_NOR







Chapter 4

XOR using NOR

Date: August 12, 2023

Project: XOR_using_NOR







Chapter 5

Half Subtractor

Date: August 12, 2023

Project: HalfSubtractor







Chapter 6

Full Subtractor using XOR and NOR

Date: August 12, 2023

Project: FS_XOR





THANK YOU!