EE214 - Report 1

Designing Circuits using Universal Gate "NOR"

Harsh S Roniyar (22B3942)

11th August 2023

Contents

1	Lab Diagrams	3
2	AND using NOR	7
3	OR using NOR	10
4	XOR using NOR	13
5	Half Subtractor	16
6	Full Subtractor using XOR and NOR	19


Introduction


In this report, I have presented my work done on Quartus using VHDL during the first lab.


All the gates presented in the report have the RTL Viewer followed by the ModelSim Waveform obtained from Quartus.

Lab Diagrams

This section contains the diagrams of the gates made in the lab.









AND using NOR

Date: August 13, 2023 Project: AND_using_NOR







Entity:testbench Architecture:behave Date: Sat Aug 12 21:06:43 IST 2023 Row: 1 Page: 1

OR using NOR

Date: August 12, 2023 Project: OR_using_NOR







Entity:testbench Architecture:behave Date: Sat Aug 12 21:20:03 IST 2023 Row: 1 Page: 1

XOR using NOR

Date: August 12, 2023 Project: XOR_using_NOR







Entity:testbench Architecture:behave Date: Sat Aug 12 23:19:29 IST 2023 Row: 1 Page: 1

Half Subtractor

Date: August 12, 2023 Project: HalfSubtractor







Entity:testbench Architecture:behave Date: Sat Aug 12 23:48:06 IST 2023 Row: 1 Page: 1

Full Subtractor using XOR and NOR

Date: August 12, 2023 Project: FS_XOR





Entity:testbench Architecture:behave Date: Sat Aug 12 23:38:14 IST 2023 Row: 1 Page: 1

THANK YOU!