

EE214 - Report 3

Fibonacci Detector

Harsh S Roniyar (22B3942)
FR-19/T-19

25th August 2023

Contents

| | | |
|----------|------------------------------------|----------|
| 1 | K-Maps and Circuit Diagrams | 3 |
| 2 | Fibonacci Detector | 5 |
| 3 | Pin Planner | 8 |

Introduction

In this report, I have presented my work done on Quartus using VHDL during the third lab.

I have also done design verification using Xen-10 FPGA board and verified my design. The pin planner is also included in the report.

The circuit presented in the report has the RTL Viewer followed by the ModelSim Waveform obtained from Quartus.

Chapter 1

K-Maps and Circuit Diagrams

This section contains the k-map and the diagram of the circuit made in the lab.

25/03/2023

FIBONACCI DETECTOR (5-bit)

Week 3: Problem-Set 3.

Page No.:
Date: YOUTVA

Fibonacci Sequence $F_n = F_{n-1} + F_{n-2}$

Decimal $\rightarrow 0, 1, 1, 2, 3, 5, 8, 13, 21$ (\because 5 bits, number can be 0 to 31)

K-MAP

| $A_4 A_3$ \ $A_2 A_1 A_0$ | 000 | 001 | 011 | 010 | 110 | 100 | 101 | 111 |
|---------------------------|-----|-----|-----|-----|-----|-----|-----|-----|
| 00 | 1 | 1 | 1 | 1 | | | 1 | 1 |
| 01 | 1 | | | | | | 1 | |
| 11 | | | | | | | | 1 |
| 10 | | | | | | | 1 | |

Expression

$$F = \bar{A}_4 \bar{A}_3 \bar{A}_2 + \bar{A}_4 \bar{A}_2 \bar{A}_1 \bar{A}_0 + \bar{A}_4 A_2 \bar{A}_1 A_0 + A_3 A_2 \bar{A}_1 A_0$$

CIRCUIT diagram


Tamin/04045
25 Aug 23

Chapter 2

Fibonacci Detector

Date: August 25, 2023

Project: Fibonacci





Chapter 3

Pin Planner




Figure 3.1: Pin Planner for FPGA using Quartus

THANK YOU!