# EE214 - Report 2 Designing Multiplexers (MUX)

 $\begin{array}{c} {\rm Harsh~S~Roniyar~(22B3942)} \\ {\rm FR-19/T-19} \end{array}$ 

18th August 2023

#### Contents

1	Lab Diagrams	3
2	2x1 MUX (Multiplexer)	6
3	4X1 MUX (Multiplexer)	9
4	4-bit 4X1 MUX	12


#### Introduction


In this report, I have presented my work done on Quartus using VHDL during the second lab.

All the gates presented in the report have the RTL Viewer followed by the ModelSim Waveform obtained from Quartus.

### Lab Diagrams


This section contains the diagrams of the gates made in the lab.






2x1 MUX (Multiplexer)

Date: August 18, 2023 Project: MUX\_2X1




Page 1 of 1 Revision: DUT




Entity:testbench Architecture:behave Date: Fri Aug 18 15:50:35 IST 2023 Row: 1 Page: 1

## 4X1 MUX (Multiplexer)

Date: August 18, 2023 Project: MUX\_4X1





Page 1 of 1 Revision: DUT



Entity:testbench Architecture:behave Date: Fri Aug 18 14:56:12 IST 2023 Row: 1 Page: 1

4-bit 4X1 MUX





Entity:testbench Architecture:behave Date: Fri Aug 18 15:36:29 IST 2023 Row: 1 Page: 1

THANK YOU!