

EE214 - Report 2

Designing Multiplexers (MUX)

Harsh S Roniyar (22B3942)
FR-19/T-19

18th August 2023

Contents

| | | |
|----------|------------------------------|-----------|
| 1 | Lab Diagrams | 3 |
| 2 | 2x1 MUX (Multiplexer) | 6 |
| 3 | 4X1 MUX (Multiplexer) | 9 |
| 4 | 4-bit 4X1 MUX | 12 |

Introduction

In this report, I have presented my work done on Quartus using VHDL during the second lab.

All the gates presented in the report have the RTL Viewer followed by the ModelSim Waveform obtained from Quartus.

Chapter 1

Lab Diagrams

This section contains the diagrams of the gates made in the lab.

18/08/2023 Week 2: Problem-Set 2.


* Problem Statement :-

① Part-A: 2x1 Mux.

$Y = \bar{S} \cdot I_0 + S \cdot I_1$

| I_1 | I_0 | S | Y |
|-------|-------|-----|-----|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 |

② Part-B: 4x1 Mux.





Chapter 2

2x1 MUX (Multiplexer)

Date: August 18, 2023

Project: MUX_2X1







Chapter 3

4X1 MUX (Multiplexer)

Date: August 18, 2023


Project: MUX_4X1






Chapter 4

4-bit 4X1 MUX





THANK YOU!