## $\frac{\text{EE214 - Report 5}}{\text{ALU - Behavioral Modelling}}$

 $\begin{array}{c} {\rm Harsh~S~Roniyar~(22B3942)} \\ {\rm FR-19/T-19} \end{array}$ 

 $09 th \ September \ 2023$ 

### Contents

1	1 Lab Diagrams		3
<b>2</b>	2 ALU (Arithmetic Logic Unit)		5
	2.1 RTL Viewer		5
	2.2 ModelSim and RTL Simulations		6
	2.3 ScanChain		7

#### Introduction

In this report, I have presented my work done on Quartus using VHDL during the third lab.


I have also done design verification using ScanChain tool on Xen-10 FPGA board and verified my design. The ScanChain output is also shown in the report.

The circuit presented in the report has the RTL Viewer followed by the ModelSim Waveform and Transcript obtained from Quartus.

### Chapter 1

## Lab Diagrams

This section contains the outline of the Behavioral MUX made in the lab.




### Chapter 2

# ALU (Arithmetic Logic Unit)

#### 2.1 RTL Viewer


Date: September 08, 2023 Project: ALU



Page 1 of 1 Revision: DUT

#### 2.2 ModelSim and RTL Simulations

RTL simulations of MUX gave the following ModelSim Waveform



RTL simulations of MUX gave the following transcript



Figure 2.1: Successful Transcript of Behavioral MUX

#### 2.3 ScanChain

The ScanChain after dumping the .svf file gave the following output in out123.txt




Figure 2.2: Not a single Failure in the ScanChain output.

THANK YOU!