

深圳市福瑞达显示技术有限公司 SHENZHEN FRIDA LCD CO.,LTD

Doc.No.: FRD400B25025-A-CTK

REV: A

PAGE: 1/17

SPEC TITLE

DOCUMENT CONTROL SPECIFICATION

EFFECTIVE DATE: 2019-04-18

PRODUCT SPECIFICATION TFT-LCD MODULE

Model No:FRD400B25025-A-CTK

For Customer's Acceptance			
Approved by Comment			

•	Signature	Date
Prepared by	趣遊兰	2019. 4.18
Checked by	4.文峰	Z019.4.1R
Approved by	- BREN	Z+19.4.12

深圳市福瑞达显示技术有限公司

地址:深圳市光明新区公明田寮第二工业区田荣路 68 号

Add: The 68th, Tianrong Road, Tianliao Community, Gongming Town, Guangming new

district, shenzhen.

电话(Tel):(0755)33563741 (0755)33563743

传真(Fax): (0755)29351371 网址(Web): www. fridalcd. com

F 深圳市福瑞达显示技术有限公司	Doc.No.: FRD400B25025-A-CTK	
SHENZHEN FRIDA LCD CO.,LTD	REV: A	PAGE: 2/20
SPEC TITLE DOCUMENT CONTROL SPECIFICATION	EFFECTIVE DATE: 2019-04-18	

Contents

No.	ITEM
1	Document Revision History
2	General Description
3	Outline Dimension
4	Interface Specification
5	Absolute Maximum Ratings
6	Electrical Specifications
7	Timing Characteristics
8	Power Supply Configuration
9	Optical Specification
10	Reliability Test Items
11	Precautions

F 深圳市福瑞达显示技术有限公司	Doc.No.: FRD400B25025-A-CTK	
SHENZHEN FRIDA LCD CO.,LTD	REV: A	PAGE: 3/20
SPEC TITLE DOCUMENT CONTROL SPECIFICATION	EFFECTIVE DATE: 2019-04-18	

Document Revision History:

1. DOCUMENT REVISION	DATE	DESCRIPTION	PREPARED BY
A	2019-04-18	First Release.	
	<u> </u>		


| PAGE: 4/20 | Doc.No.: FRD400B25025-A-CTK | REV: A PAGE: 4/20 | PAG

2. General Description

No	Item	Specification	Remark
1	Screen Size	4.0 inch	
2	Display Mode	Normally Black	
3	Resolution	480 × RGB × 800	
4	Active Area	51.84*86.40	
5	Outline Dimension	59.74*106.93*3.46	
6	Viewing Direction	ALL	
7	Driver IC	NT35510MH	参照NT35510_V3.0
8	Interface	MIPI	
9	Back Light	White Led*8	
10	Touch Panel	CTP Controller FT6336G	12C Slave Address 0x70

深圳市福瑞达显示技术有限公司 SHENZHEN FRIDA LCD CO.,LTD SPEC TITLE DOCUMENT CONTROL SPECIFICATION EFFECTIVE DATE: 2019-04-18

3. Outline Dimension



F 深圳市福瑞达显示技术有限公司	Doc.No.: FRD400B25025-A-CTK	
SHENZHEN FRIDA LCD CO.,LTD	REV: A	PAGE: 6/20
SPEC TITLE DOCUMENT CONTROL SPECIFICATION	EFFECTIVE DATE: 2019-04-18	

4. Interface Specification

Symbol	Description	Note
ID	ID read PIN for ID circuit.	Note1
GND	Ground	
CABC	PWM (Pulse Width Modulation) Signal Of LED Driving.	
GND	Ground	
RESET	Reset Signal input pin.	
IOVCC	Power Supply For I/O.	
GND	Ground	
HSSI_D0N	Negative polarity of low voltage differential data 0 signal	
NC	No Connection.	
HSSI_D0P	Positive polarity of low voltage differential data 0 signal	
GND	Ground	
HSSI_CLKN	Negative polarity of low voltage differential clock signal	
NC	No Connection.	
HSSI_CLKP	Positive polarity of low voltage differential clock signal	
GND	Ground	
HSSI_D1N	Negative polarity of low voltage differential data 1 signal	
NC	Data bus	
HSSI_D1P	Positive polarity of low voltage differential data 1 signal	
GND	Ground	
NC/ERR	No Connection.	
VCC	Power Supply For LCD.	
TE	Frame head pulse for tearing effect.	
LEDK	Power Supply For LED Backlight Cathode Input.	
LEDA	Power Supply For LED Backlight Anode Input.	
GND	Ground	
	ID GND CABC GND RESET IOVCC GND HSSI_DON NC HSSI_DOP GND HSSI_CLKN NC HSSI_CLKP GND HSSI_CLKP GND HSSI_D1N NC HSSI_D1P GND NC/ERR VCC TE LEDK LEDA	ID ID read PIN for ID circuit. GND Ground CABC PWM (Pulse Width Modulation) Signal Of LED Driving. GND Ground RESET Reset Signal input pin. IOVCC Power Supply For I/O. GND Ground HSSI_DON Negative polarity of low voltage differential data 0 signal NC No Connection. HSSI_DOP Positive polarity of low voltage differential data 0 signal GND Ground HSSI_CLKN Negative polarity of low voltage differential clock signal NC No Connection. HSSI_CLKN Positive polarity of low voltage differential clock signal NC No Connection. HSSI_CLKP Positive polarity of low voltage differential clock signal GND Ground HSSI_D1N Negative polarity of low voltage differential data 1 signal NC Data bus HSSI_D1P Positive polarity of low voltage differential data 1 signal GND Ground NC/ERR No Connection. VCC Power Supply For LCD. TE Frame head pulse for tearing effect. LEDK Power Supply For LED Backlight Cathode Input. LEDA Power Supply For LED Backlight Anode Input.

Note1: ID Circuit diagram

F 深圳市福瑞达显示技术有限公司	Doc.No.: FRD400B25025-A-CTK	
SHENZHEN FRIDA LCD CO.,LTD	REV: A	PAGE: 7/20
SPEC TITLE DOCUMENT CONTROL SPECIFICATION	EFFECTIVE DATE: 2019-04-18	

CTP接口定义

Pin No	Symbol	Description	
1	VDD 2.8V	Power supply for CTP	
2	INT 2.8V	errupt request signal For CTP	
3	SCL 2.8V	erial clock signal pin For CTP	
4	SDA 2.8V	erial data input/output pin For CTP	
5	RESET2.8V	Reset signal input Pin For CTP	
6	GND	Ground.	

5. Absolute Maximum Ratings

Electrical Maximum Ratings - for IC Only

Parameter	Symbol	Min.	Max.	Unit	Note
Power supply voltage (VCC)	VCC	-0.3	+5.5	V	1
Power supply voltage (IOVCC)	IOVCC	-0.3	+5.5	V	1

Note:

1.IOVCC, VCC, GND must be maintained.

2. The modules may be destroyed if they are used beyond the absolute maximum ratings.

6. Electrical Specifications

At Ta = 25 $^{\circ}$ C, VCC= 2.5V to 3.6V, IOVCC= 1.65V to 3.6V GND=0V.

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage (analog)	VCC-GND		2.3	3.7	4.8	V
Supply voltage (logic)	IOVCC-GND		1.65	1.8	3.3	V
Supply current (Logic & LCD)	VCC	VCC=2.8V	-	-	-	mA
Supply voltage of white LE D backlight	VLED	Forward current =20mA Number of LE D = 8	-	24	-	V

FRIDE 深圳市福瑞达显示技术有限公司	Doc.No.: FRD400B25025-A-CTK		
SHENZHEN FRIDA LCD CO.,LTD	REV: A	PAGE: 8/20	
SPEC TITLE DOCUMENT CONTROL SPECIFICATION	EFFECTIVE DATE: 2019-04-18		

7. Timing Characteristics

7.6.5.1 HIGH SPEED MODE

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V,Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
DSI-CLK+/-	2xUIINST	Double UI instantaneous	4	(3#3)	25	ns	
DSI-CLK+/-	Ulinsta Ulinstb	UI instantaneous halfs	2		12.5	ns	UI = UIINSTA = UIINSTB
DSI-Dn+/-	tos	Data to clock setup time	0.15xUI	-	-	ps	
DSI-Dn+/-	tон	Data to clock hold time	0.15xUI	72	- 2	ps	
DSI-CLK+/-	t DRTCLK	Differential rise time for clock	150	-	0.3xUI	ps	7
DSI-Dn+/-	TORTDATA	Differential rise time for data	150	100	0.3xUI	ps	11 M no
DSI-CLK+/-	toftclk	Differential fall time for clock	150	(S#3)	0.3xUI	ps	111111111111111111111111111111111111111
DSI-Dn+/-	TDFTDATA	Differential fall time for data	150	(1 :2)	0.3xUI	ps	11 111 00

Note) Dn = D0 and D1.




Fig. 7.6.5 Rising and fall time on clock and data channel

F 深圳市福瑞达显示技术有限公司	Doc.No.: FRD400B25025-A-CTK		
SHENZHEN FRIDA LCD CO.,LTD	REV: A	PAGE: 9/20	
SPEC TITLE DOCUMENT CONTROL SPECIFICATION	EFFECTIVE DATE: 2019-04-18		

7.6.5.2 LOW POWER MODE

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V,Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
DSI-D0+/-	Тьрхм	Length of LP-00, LP-01, LP-10 or LP-11 periods MPU → Display Module	50	9	75	ns	Input
DSI-D0+/-	TLPXD	Length of LP-00, LP-01, LP-10 or LP-11 periods Display Module → MPU	50	•	75	ns	Output
DSI-D0+/-	TTA-SURED	Time-out before the MPU start driving	TLPXD		2xTlpxd	ns	Output
DSI-D0+/-	TTA-GETD	Time to drive LP-00 by display module	5xTlpxd			ns	Input
DSI-D0+/-	TTA-GOD	Time to drive LP-00 after turnaround request - MPU	4xTLPXD		E	ns	Output




Fig. 7.6.6 Bus Turnaround (BAT) from MPU to display module Timing




Fig. 7.6.7 Bus Turnaround (BAT) from display module to MPU Timing

F 深圳市福瑞达显示技术有限公司	Doc.No.: FRD400B25025-A-CTK		
SHENZHEN FRIDA LCD CO.,LTD	REV: A	PAGE: 10/20	
SPEC TITLE DOCUMENT CONTROL SPECIFICATION	EFFECTIVE DATE: 2019-04-18		

7.6.5.3 DSI BURSTS

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V,Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
		Low Power Mode to High 3	Speed Mode	Timing			
DSI-Dn+/-	TLPX	Length of any low power state period	50			ns	Input
DSI-Dn+/-	THS-PREPARE	Time to drive LP-00 to prepare for HS transmission	40+4xUI		85+6xUI	ns	Input
DSI-Dn+/-	Ths-term-en	Time to enable data receiver line termination measured from when Dn crosses VILMAX	3		35+4xUI	ns	Input
		High Speed Mode to Low	Power Mode	Timing		NE	1111
DSI-Dn+/-	THS-SKIP	Time-out at display module to ignore transition period of EoT	40		55+4xUI	ns	Input
DSI-Dn+/-	Ths-exit	Time to drive LP-11 after HS burst	100		Sila	ns	Input
DSI-Dn+/-	Ths-trail	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60+4xUI			ns	Input
	2.0	High Speed Mode to/from Lo	w Power Mo	de Timir	ng \\\	1	
DSI-CLK+/-	Tolk-pos	Time that the MPU shall continue sending HS clock after the last associated data lane has transition to LP mode	60+52xUI	(N	Oin.	ns	Input
DSI-CLK+/-	TCLK-TRAIL	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-		ns	Input
DSI-CLK+/-	THS-EXIT	Time to drive LP-11 after HS burst	100			ns	Input
DSI-CLK+/-	TCLK-PREPARE	Time to drive LP-00 to prepare for HS transmission	38	٠	95	ns	Input
DSI-CLK+/-	Tclk-term-en	Time-out at clock lane display module to enable HS transmission			38	ns	Input
DSI-CLK+/-	TCLK-PREPARE + TCLK-ZERO	Minimum lead HS-0 drive period before starting clock	300		69	ns	Input
DSI-CLK+/-	TCLK-PRE	Time that the HS clock shall be driven prior to any associated data lane beginning the transition from LP to HS mode	8xUI	243	•	ns	Input

Note) Dn = D0 and D1.

F 深圳市福瑞达显示技术有限公司	Doc.No.: FRD400B25025-A-CTK		
SHENZHEN FRIDA LCD CO.,LTD	REV: A	PAGE: 11/20	
SPEC TITLE DOCUMENT CONTROL SPECIFICATION	EFFECTIVE DATE: 2019-04-18		




Fig. 7.6.9 Clock lanes- High Speed Mode to/from Low Power Mode Timing

F 深圳市福瑞达显示技术有限公司	Doc.No.: FRD400B25025-A-CTK		
SHENZHEN FRIDA LCD CO.,LTD	REV: A	PAGE: 12/20	
SPEC TITLE DOCUMENT CONTROL SPECIFICATION	EFFECTIVE DATE: 2019-04-18		

5.12 Power On/Off Sequence

VDDI and VDD (VDDA) can be applied in any order.

VDD (VDDA) and VDDI can be powered down in any order.


During power off, if LCD is in the Sleep Out mode, VDD (VDDA) and VDDI must be powered down minimum 120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, VDDI or VDD (VDDA) can be powered down minimum 0msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX. Notes:

- 1. There will be no damage to the display module if the power sequences are not met.
- 2. There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
- There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
- 4. If RESX line is not held stable by host during Power On Sequence as defined in Sections 5.12.1 and 5.12.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.
- There is not a limit for Rise/Fall time on VDDI and VDD (VDDA).
- The display module can also initialize and calibrate DSI-CLK+/- and DSI-D0+/- lanes within 5ms after LP-11 (Clock and Data Channels), VDDI and VDD (VDDA) are applied and H/W Reset is not active (5ms is as same as the Reset Cancelling Time).


The power supply ON/OFF setting for Display ON/OFF, Standby Set/Exit, and Sleep Set/Exit sequences is illustrated in figure below.



F 深圳市福瑞达显示技术有限公司	Doc.No.: FRD400B25025-A-CTK		
SHENZHEN FRIDA LCD CO.,LTD	REV: A	PAGE: 13/20	
SPEC TITLE DOCUMENT CONTROL SPECIFICATION	EFFECTIVE DATE: 2019-04-18		

5.12.1 Case 1 - RESX line is held High or Unstable by Host at Power On


If RESX line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VDD (VDDA) and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.



F 深圳市福瑞达显示技术有限公司	Doc.No.: FRD400B25025-A-CTK		
SHENZHEN FRIDA LCD CO.,LTD	REV: A	PAGE: 14/20	
SPEC TITLE DOCUMENT CONTROL SPECIFICATION	EFFECTIVE DATE: 2019-04-18		

5.12.2 Case 2 - RESX line is held Low by host at Power On

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10µsec after both VDD (VDDA) and VDDI have been applied.



5.12.3 Uncontrolled Power Off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. There will not be any damages for the display module or the display module will not cause any damages for the host or lines of the interface. At an uncontrolled power off the display will go blank and there will not be any visible effects within 1 second on the display (blank display) and remains blank until "Power On Sequence" powers it up.

9. Optical Specification

深圳市福瑞达显示技术有限公司

SHENZHEN FRIDA LCD CO.,LTD

Doc.No.: FRD400B25025-A-CTK

REV: A

PAGE: 15/20

SPEC TITLE
DOCUMENT CONTROL SPECIFICATION

EFFECTIVE DATE: 2019-04-18

Item	Symbol	Condition	Min	Тур	Max	Unit	Note
项目	符号	条件	最小值	典型值	最大值	单位	备注
Response time 响应时间	Tr+Tf		-	35	-	ms	1
Contrast ratio 对比度	Cr	Θ=0 ^O	550	800	-	-	2
Color gamut 饱和度	S(%)	Ø=0° Ta=25°C	-	-	-	%	-
Luminance unifo rmity 均匀度	⁸ WHITE		80	-	-	%	3
177	Өх+	CR ≥ 10	-	85	-	deg	4
Viewing angle r	Өх-	Ta=25°C	-	85	1	deg	
ange 视角范围	Өу+		-	85	-	deg	
7九州 征回	Өу-		-	85	1	deg	
LCM Luminance LCM 亮度	Lv	⊖=0°	300	-	-	Cd/m ²	5
CIE (X,Y) Chromaticity	White(X)	Ø=0° Ta=25°C	0.25	0.28	0.31	-	
色度坐标	White(Y)		0.30	0.33	0.36	-	6

Note1.Response time is the time required for the display to transition from White to black(Rise Time,Tr)and fr om black to white(Decay Time,Tf).For additional information see FIG1...

Note2.contrast Ratio(CR) is defined mathematically by the following formula ,For more information see FIG2. Contrast Ratio(CR)=Average Surface Luminance with all white pixels/ Average Surface Luminance with all blac k pixels

Note3. The uniformity in surface luminance (WHITE) is determined by measuring luminance at eath test position, and then dividing the maximum luminance of all white pixels by minimum luminance of all white pixels, For more information see FIG2.

WHITE=Minimum Surface Luminance with all white pixels(P1,P2,......)/Maximum Surface Luminance with all white pixels(P1,P2,......)

Note4. Viewing angle is the angel at which contrast ratio is greater than a specific value. For TET module, the s pecific value of contrast ratio is 10. For monochrome and color stn module, the specific value of contrast ratio is

F 深圳市福瑞达显示技术有限公司	Doc.No.: FRD400B25025-A-CTK	
SHENZHEN FRIDA LCD CO.,LTD	REV: A	PAGE: 16/20
SPEC TITLE DOCUMENT CONTROL SPECIFICATION	EFFECTIVE DATE: 2019-04-18	

2. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3

Note5. Surface luminance is the LCD surface luminance with all white pixels,For more information see FIG2. LV=Average Surface Luminance with all white pixels(P1,P2,......)

Note6.CIE(X,Y)chromaticity is the Center point value. For more information see FIG2.


Note7.For Viewing angle and response time testing, the testing date is base on Autronic-Melchers's ConScope.S eries instruments.For contrast ratio, Surface Luminance, Luminance uniformity and CIE, the testing date is base on CS-2000 photo detector.

Note8.For TN type TFT transmissive module, Gray scale reverse occurs in the direction of panel viewing angle FIG1. The definition of Response time

响应时间定义




FIG2. Measuring method for Contrast ratio, surface luminance, Luminance uniformity, CIE(X,Y) chromaticity.



G3 The definition of viewing angle 视角定义

アリ市福瑞达显示技术有限公司 Doc.No.: FRD400B25025-A-CTK REV: A PAGE: 17/20 SPEC TITLE DOCUMENT CONTROL SPECIFICATION EFFECTIVE DATE: 2019-04-18



10. Reliability Test Items

Item	Test Condition	Criterion	
High Temperature Storage	70 °C, 48 hrs		
Low Temperature Storage	-20 °C, 48 hrs	Note1,Note2	
High Temp. & High Humidity Stora ge	40°C, 80% RH, 48hrs		

F 深圳市福瑞达显示技术有限公司	Doc.No.: FRD400B25025-A-CTK	
SHENZHEN FRIDA LCD CO.,LTD	REV: A	PAGE: 18/20
SPEC TITLE DOCUMENT CONTROL SPECIFICATION	EFFECTIVE DATE: 2019-04-18	

Thermal Shock (Static)	-20°C, 30 min /70°C, 30 min, 20 cyc les
High Temperature Operation	60 °C, 48 hrs
Low temperature Operation	-10 °C, 48 hrs

Notel: Evaluation should be tested after storage at room temperature for two hours.

Note2:

Pass: Normal display image no line defect.

Fail: No display image, or line defects.

Partial transformation of the module parts should be ignored.

11.Precautions

Please pay attentions to the followings as using the LCD module.

Handling

- (a) Do not apply strong mechanical stress like drop, shock or any force to LCD module. It may cause improp er operation, even damage.
- (b) Because the polarizer is very fragile and easy to be damaged, do not hit, press or rub the display surface with hard materials.
- (c) Do not put heavy or hard material on the display surface, and do not stack LCD modules.
- (d) If the display surface is dirty, please wipe the surface softly with cotton swab or clean cloth.
- (e) Avoid using Ketone type materials (e.g. Acetone), Toluene, Ethyl acid or Methyl chloride to clean the disp lay surface. It might damage the touch panel surface permanently. The recommended solvents are water an d Isopropyl alcohol.
- (f) Wipe off water droplets or oil immediately.
- (g) Protect the LCD module from ESD. It will damage the LSI and the electronic circuit.
- (h) Do not touch the output pins directly with bare hands.
- (i) Do not disassemble the LCD module.
- (j) Do not lift the FPC of Touch Panel.

FROE 深圳市福瑞达显示技术有限公司	Doc.No.: FRD400B25025-A-CTK	
SHENZHEN FRIDA LCD CO.,LTD	REV: A	PAGE: 19/20
SPEC TITLE DOCUMENT CONTROL SPECIFICATION	EFFECTIVE DATE: 2019-04-18	

Storage

- (a) Do not leave the LCD modules in high temperature, especially in high humidity for a long time.
- (b) Do not expose the LCD modules to sunlight directly.
- (c) The liquid crystal is deteriorated by ultraviolet. Do not leave it in strong ultraviolet ray for a long time.
- (d) Avoid condensation of water. It may cause improper operation.
- (e) Please stack only up to the number stated on carton box for storage and transportation. Excessive weight will cause deformation and damage of carton box.

Operation

- (a) When mounting or dismounting the LCD modules, turn the power off.
- (b) Protect the LCD modules from electric shock.
- (c) The Driver IC control algorithms stated above should always obeyed to avoid damaging the LSI and electronic circuit.
- (d) Be careful to avoid mixing up the polarity of power supply for backlight.
- (e) Absolute maximum rating specified above has to be always kept in any case. Exceeding it may cause non-recoverable damage of electronic components or, nevertheless, burning.
- (f) When a static image is displayed for a long time, remnant image is likely to occur.
- (g) Be sure to avoid bending the FPC to an acute shape, it might break FPC.
- (h) Most of the touch screens have air vent to equalize the inside air pressure to the outside one. The air vent must be open and liquid contact must be avoided as the liquid may be absorbed if the liquid is accumul ated near the air vent.
- (i) For the fragility of ITO film, it should avoid to use too tapering pen as the input material.

Touch Panel Mounting Notes

- (a) If a cushion is used between bezel/housing and film must be choose as free as enough to absorb the expansion and contraction to avoid the distortion of film.
- (b) The cushion must be placed out of the Viewing Area.
- (c) Bezel/Housing edge must be posited between Key Area and Viewing Area. The edge enters the Key Area may cause unexpected input if the gap is too narrow or foreign particles like dusts exist between Bezel/Ho using and ITO film.
- (d) Mounting example:

F 深圳市福瑞达显示技术有限公司	Doc.No.: FRD400B25025-A-CTK	
SHENZHEN FRIDA LCD CO.,LTD	REV: A	PAGE: 20/20
SPEC TITLE DOCUMENT CONTROL SPECIFICATION	EFFECTIVE DATE: 2019-04-18	

The corner part has conductivity. Do not touch any metal part after mounting.

Others

- a) If the liquid crystal leaks from the panel, it should be kept away from the eyes or mouth.
- b) For the fragility of polarizer, it is recommended to attach a transparent protective plate over the display su rface.
- c) It is recommended to peel off the protection film on the polarizer slowly so that the electrostatic charge c an be minimized.