


ECE-40097


Main Topics



Processor Architecture


Von-Neumann

Instructions and data are stored in the same memory.




Harvard

Data and instructions are stored into separate memories.



Development Board



Processor Peripherals

STM32L475

USB OTG 1x SD/SDIO/MMC, 3x SPI,

3x I²C, 1x CAN, 1x Quad SPI, 5x USART + 1 x ULP UART, 1 x SWP

Connectivity

STM32L4

Digital

TRNG, 2 x SAI, DFSDM (8 channels)

I/0s

Up to 114 I/0s Touch-sensing controller ARM® Cortex®-M4 CPU 80 MHz FPU MPU ETM

DMA

ART Accelerator™

Up to 1-Mbyte Flash with ECC Dual Bank

> 128-Kbyte RAM

Timers

17 timers including: 2 x 16-bit advanced motor control timers 2 x ULP timers 7 x 16-bit-timers 2 x 32-bit timers


Analog

3x 16-bit ADC, 2 x DAC, 2 x comparators, 2 x Op amps 1 x Temperature sensor

Parallel Interface

FSMC 8-/16-bit (TFT-LCD, SRAM, NOR, NAND)

Block Diagram




About Processor

- Based of Cortex-M4 ARM Core
- Contains ARMv7E-M architecture
- Supports Harvard architecture
- Supports Thumb-1 and Thumb-2 instructions
 - More on this in next lesson
- Supports Saturated instructions
- 3 stages of instruction pipeline

About Processor

- Low latency interrupt processing (12 cycles)
- Nested vectored Interrupt Controller (NVIC)
- Max CPU Frequency 80 MHz
- Multiple timers
 - Including watchdog timers (IWDG and WWDG)
- Ultra low power with Flex power control
- Development support
 - Serial wire debug (SWD), JTAG

Connectivity



MPU

- Used for memory protection
 - To prevent accidental corruption of memory by any task
- Prevents a process from accessing memory that has not been allocated to
- Allows the privileged software to define memory regions
 - E.g. Kernel, Drivers
- Protection size could vary from 32 bytes to 4 Gb
- Is optional and could be bypassed if not needed
- But needed for system performance and data protection

Memory



Up to 1 Mbyte of Flash

For storing programs and data

For dual bank boot



Up to 128 Kbyte of embedded SRAM





From user Flash

E.g. USB or other types



From System memory

Place for boot loader

Programmed via UART, I2C, JTAG



From embedded SRAM

Power Modes

7 low power modes

Wakeup based in interrupt

Peripherals power management

Usage depends on application types

Highly desirable features for embedded system

Clocks and Startup



Prescalar to trade off between speed and power consumption



Option to change the clock frequency on the fly Depends on the application

Recommend to stay at desired clock and minimize the switch

Types of I/O



Memorymapped I/O (MMIO)


Uses memory to map Memory and IO devices



Port-mapped I/O (PMIO)

Uses special instructions for doing I/O Examples are in, out

Memory Map



Base Address Memory Map

```
#define FLASH_BASE (0x08000000UL) /*!< FLASH(up to 1 MB) base address */
#define SRAM1_BASE (0x20000000UL) /*!< SRAM1(up to 96 KB) base address */
#define SRAM2_BASE (0x10000000UL) /*!< SRAM2(32 KB) base address */
#define PERIPH_BASE (0x4000000UL) /*!< Peripheral base address */
#define FMC_BASE (0x6000000UL) /*!< FMC base address */
#define QSPI_BASE (0x9000000UL) /*!< QUADSPI memories accessible over AHB base address */
```

#define FMC_R_BASE

#define QSPI_R_BASE

#define SRAM1_BB_BASE

#define PERIPH_BB_BASE

(0xA000000UL) /*!< FMC control registers base address */
(0xA0001000UL) /*!< QUADSPI control registers base address */
(0x22000000UL) /*!< SRAM1 (96 KB) base address in the bit-band region */
(0x42000000UL) /*!< Peripheral base address in the bit-band region */

Peripheral Memory Map

#define APB1PERIPH_BASE

#define APB2PERIPH_BASE

#define AHB1PERIPH_BASE

#define AHB2PERIPH_BASE

PERIPH_BASE

(PERIPH_BASE + 0x00010000UL)

(PERIPH_BASE + 0x00020000UL)

(PERIPH_BASE + 0x08000000UL)

Memory Map Example

- #define TIM2 BASE
- #define TIM3 BASE
- #define TIM4 BASE
- #define TIM5 BASE
- #define TIM6_BASE
- #define TIM7_BASE
- #define RTC_BASE
- #define WWDG_BASE
- #define IWDG_BASE
- #define USART2_BASE
- #define USART3_BASE

```
(APB1PERIPH_BASE + 0x0000UL)
(APB1PERIPH_BASE + 0x0400UL)
```

(APB1PERIPH_BASE + 0x0800UL)

(APB1PERIPH_BASE + 0x0C00UL)

(APB1PERIPH_BASE + 0x1000UL)

(APB1PERIPH_BASE + 0x1400UL)

(APB1PERIPH_BASE + 0x2800UL)

(APB1PERIPH_BASE + 0x2C00UL)

(APB1PERIPH_BASE + 0x3000UL)

(APB1PERIPH_BASE + 0x4400UL)

(APB1PERIPH_BASE + 0x4800UL)

Timer Register Address map

ECE-40097

```
typedef struct
   IO uint32_t CR1;
                                                              Address offset: 0x00 */
                         /*!< TIM control register 1,
   IO uint32 t CR2:
                         /*!< TIM control register 2,
                                                              Address offset: 0x04 */
   10 uint32 t SMCR;
                          /*!< TIM slave mode control register,
                                                                     Address offset: 0x08 */
   IO uint32 † DIER;
                        /*!< TIM DMA/interrupt enable register,
                                                                     Address offset: 0x0C */
   10 uint32 t SR;
                       /*!< TIM status register,
                                                           Address offset: 0x10 */
   IO uint32 t EGR;
                         /*!< TIM event generation register,
                                                                   Address offset: 0x14 */
   IO uint32 t CCMR1;
                           /*!< TIM capture/compare mode register 1,
                                                                           Address offset: 0x18 */
   IO uint32_t CCMR2;
                           /*!< TIM capture/compare mode register 2,
                                                                            Address offset: 0x1C */
   IO uint32 t CCER;
                          /*!< TIM capture/compare enable register, Address offset: 0x20 */
   IO uint32 t CNT;
                         /*!< TIM counter register,
                                                              Address offset: 0x24 */
   IO uint32 t PSC;
                         /*!< TIM prescaler,
                                                            Address offset: 0x28 */
   10 uint32 t ARR;
                         /*!< TIM auto-reload register,
                                                                Address offset: 0x2C */
   IO uint32_t RCR;
                         /*!< TIM repetition counter register,
                                                                   Address offset: 0x30 */
   IO uint32 t CCR1;
                          /*!< TIM capture/compare register 1,
                                                                      Address offset: 0x34 */
   IO uint32_t CCR2;
                          /*!< TIM capture/compare register 2,
                                                                      Address offset: 0x38 */
   10 uint32 t CCR3;
                          /*!< TIM capture/compare register 3,
                                                                      Address offset: 0x3C */
   IO uint32 t CCR4;
                          /*!< TIM capture/compare register 4,
                                                                      Address offset: 0x40 */
   10 uint32 t BDTR;
                         /*!< TIM break and dead-time register,
                                                                      Address offset: 0x44 */
   10 uint32 t DCR;
                         /*!< TIM DMA control register,
                                                                 Address offset: 0x48 */
   IO uint32 t DMAR;
                          /*!< TIM DMA address for full transfer,
                                                                     Address offset: 0x4C */
   IO uint32 t OR1;
                         /*!< TIM option register 1,
                                                              Address offset: 0x50 */
   IO uint32_t CCMR3;
                           /*!< TIM capture/compare mode register 3,
                                                                            Address offset: 0x54 */
   IO uint32 t CCR5;
                          /*!<TIM capture/compare register5,
                                                                      Address offset: 0x58 */
   10 uint32 t CCR6;
                          /*!< TIM capture/compare register6,
                                                                      Address offset: 0x5C */
   IO uint32 t OR2;
                         /*!< TIM option register 2,
                                                              Address offset: 0x60 */
   10 uint32 t OR3;
                                                              Address offset: 0x64 */
                         /*!< TIM option register 3,
} TIM TypeDef;
```

Example



Timer2 control register 2 Address

TIM2_BASE + 0x04 = 0x40000004U



Timer3 control register 2 Address

TIM3_BASE + 0x04 = 0x40000404U

Bus Address Map

Bus	Boundary address	Size (bytes)	Peripheral
AHB3	0xA000 1000 - 0xA000 13FF	1 KB	QUADSPI
	0xA000 0000 - 0xA000 0FFF	4 KB	FMC
	0x5006 0800 - 0x5006 0BFF	1 KB	RNG
	0x5004 0400 - 0x5006 07FF	129 KB	Reserved
	0x5004 0000 - 0x5004 03FF	1 KB	ADC
	0x5000 0000 - 0x5003 FFFF	16 KB	OTG_FS
	0x4800 2000 - 0x4FFF FFFF	~127 MB	Reserved
	0x4800 1C00 - 0x4800 1FFF	1 KB	GPIOH
AHB2	0x4800 1800 - 0x4800 1BFF	1 KB	GPIOG
	0x4800 1400 - 0x4800 17FF	1 KB	GPIOF
	0x4800 1000 - 0x4800 13FF	1 KB	GPIOE
	0x4800 0C00 - 0x4800 0FFF	1 KB	GPIOD
	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
-	0x4002 4400 - 0x47FF FFFF	~127 MB	Reserved
	0x4002 4000 - 0x4002 43FF	1 KB	TSC
	0x4002 3400 - 0x4002 3FFF	1 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
ALIDA	0x4002 2000 - 0x4002 23FF	1 KB	FLASH registers
AHB1	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0800 - 0x4002 0FFF	2 KB	Reserved
	0x4002 0400 - 0x4002 07FF	1 KB	DMA2
	0x4002 0000 - 0x4002 03FF	1 KB	DMA1


Bus Address Map

Boundary address	Size (bytes)	Peripheral
0x4000 9800 - 0x4000 FFFF	26 KB	Reserved
0x4000 9400 - 0x4000 97FF	1 KB	LPTIM2
0x4000 8C00 - 0x4000 93FF	2 KB	Reserved
0x4000 8800 - 0x4000 8BFF	1 KB	SWPMI1
0x4000 8400 - 0x4000 87FF	1 KB	Reserved
0x4000 8000 - 0x4000 83FF	1 KB	LPUART1
0x4000 7C00 - 0x4000 7FFF	1 KB	LPTIM1
0x4000 7800 - 0x4000 7BFF	1 KB	OPAMP
0x4000 7400 - 0x4000 77FF	1 KB	DAC1
0x4000 7000 - 0x4000 73FF	1 KB	PWR
0x4000 6800 - 0x4000 6FFF	1 KB	Reserved
0x4000 6400 - 0x4000 67FF	1 KB	CAN1
0x4000 6000 - 0x4000 63FF	1 KB	Reserved
0x4000 5C00- 0x4000 5FFF	1 KB	I2C3
0x4000 5800 - 0x4000 5BFF	1 KB	I2C2
0x4000 5400 - 0x4000 57FF	1 KB	I2C1
0x4000 5000 - 0x4000 53FF	1 KB	UART5
0x4000 4C00 - 0x4000 4FFF	1 KB	UART4
0x4000 4800 - 0x4000 4BFF	1 KB	USART3
0x4000 4400 - 0x4000 47FF	1 KB	USART2
	0x4000 9800 - 0x4000 FFFF 0x4000 9400 - 0x4000 97FF 0x4000 8C00 - 0x4000 93FF 0x4000 8800 - 0x4000 8BFF 0x4000 8400 - 0x4000 87FF 0x4000 8000 - 0x4000 83FF 0x4000 7C00 - 0x4000 7FFF 0x4000 7800 - 0x4000 7FFF 0x4000 7400 - 0x4000 77FF 0x4000 7000 - 0x4000 77FF 0x4000 6800 - 0x4000 6FFF 0x4000 6400 - 0x4000 67FF 0x4000 5C00 - 0x4000 5FFF 0x4000 5800 - 0x4000 5FFF 0x4000 5400 - 0x4000 57FF 0x4000 5400 - 0x4000 57FF	Boundary address (bytes) 0x4000 9800 - 0x4000 FFFF 26 KB 0x4000 9400 - 0x4000 97FF 1 KB 0x4000 8C00 - 0x4000 93FF 2 KB 0x4000 8800 - 0x4000 88FF 1 KB 0x4000 8400 - 0x4000 87FF 1 KB 0x4000 8000 - 0x4000 83FF 1 KB 0x4000 7C00 - 0x4000 7FFF 1 KB 0x4000 7800 - 0x4000 7FF 1 KB 0x4000 7400 - 0x4000 77FF 1 KB 0x4000 7000 - 0x4000 73FF 1 KB 0x4000 6800 - 0x4000 6FFF 1 KB 0x4000 6800 - 0x4000 67FF 1 KB 0x4000 5C00 - 0x4000 5FFF 1 KB 0x4000 5800 - 0x4000 5FF 1 KB 0x4000 5400 - 0x4000 57FF 1 KB 0x4000 5400 - 0x4000 57FF 1 KB 0x4000 4000 - 0x4000 4FFF 1 KB 0x4000 4000 - 0x4000 4FFF 1 KB 0x4000 4800 - 0x4000 4FFF 1 KB 0x4000 4800 - 0x4000 4FFF 1 KB

Bus Address Map

Bus	Boundary address	Size (bytes)	Peripheral
	0x4001 6400 - 0x4001 FFFF	39 KB	Reserved
	0x4001 6000 - 0x4000 63FF	1 KB	DFSDM1
	0x4001 5C00 - 0x4000 5FFF	1 KB	Reserved
	0x4001 5800 - 0x4000 5BFF	1 KB	SAI2
APB2	0x4001 5400 - 0x4000 57FF	1 KB	SAI1
	0x4001 4C00 - 0x4000 53FF	2 KB	Reserved
	0x4001 4800 - 0x4001 4BFF	1 KB	TIM17
	0x4001 4400 - 0x4001 47FF	1 KB	TIM16
	0x4001 4000 - 0x4001 43FF	1 KB	TIM15
	0x4001 3C00 - 0x4001 3FFF	1 KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1 KB	USART1
	0x4001 3400 - 0x4001 37FF	1 KB	TIM8
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1
	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1
	0x4001 2800 - 0x4001 2BFF	1 KB	SDMMC1
APB2	0x4001 2000 - 0x4001 27FF	2 KB	Reserved
	0x4001 1C00 - 0x4001 1FFF	1 KB	FIREWALL
	0x4001 0800- 0x4001 1BFF	5 KB	Reserved
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI
	0x4001 0200 - 0x4001 03FF		COMP
	0x4001 0030 - 0x4001 01FF	1 KB VREFBUF	
	0x4001 0000 - 0x4001 002F		SYSCFG

Processor Registers



- Register keyword in C/C++
 - Indication to compiler to store in processor registers
 - For faster execution
- Registers are used for faster execution why ?
 - No memory operation is involved

Peripheral registers


- Three types of registers
 - Read Only
 - Write Only
 - Read/Write



Peripheral Registers



Each peripherals have many registers



Don't have to program all the registers

Program only those registers that is needed.



For example: SysTick has 4 registers

Only 3 registers are used in most cases

Peripheral Registers



Link Register The Link Register (LR) is register R14.

Stores the return information for subroutines, function calls, and exceptions

On reset, the processor sets the LR value to OXFFFFFFF.




Program Counter The Program Counter (PC) is register R15.

Contains the current program address.

On reset, the processor loads the PC with the value of the reset vector, which is at address 0x00000004

PSR combines: Application PSR (APSR), Interrupt PSR (IPSR), Execution PSR (EPSR)



Combine them together into one register (PSR)

PSR NZCVQICI/IT T Reserved GE Reserved ICI/IT ISR number

Note:

- GE flags are only available on Cortex-M4 and M7
- Use PSR in code if needed

Program Status Registers

Flags	
N (Negative)	This flag is set when Result is negative
Z (Zero)	This flag is set when result is zero
C (Carry)	Carry flag is set in unsigned addition and subtraction
V (Overflow)	Overflow is set when doing signed addition or subtraction
Q (Negative)	Saturation flag is set when SSAT and USAT instruction causes saturation

Program Status Register

Fault Mask Register

 FAULTMASK register prevents activation of all exceptions except for Non-Maskable Interrupt (NMI)




Table 2-8 FAULTMASK register bit assignments

Bits	Name	Function
[31:1]	-	Reserved
[0]	FAULTMASK	0 = no effect 1 = prevents the activation of all exceptions except for NMI.

The processor clears the FAULTMASK bit to 0 on exit from any exception handler except the NMI handler.


Priority Mask Register

 PRIMASK register prevents activation of all exceptions with configurable priority.



Base Priority Mask Register

BASEPRI register defines the minimum priority for exception processing. When BASEPRI is set to a nonzero value, it prevents the activation of all exceptions with the same or lower priority level as the BASEPRI value



Stack pointer

- The Stack Pointer (SP) is register R13.
 - In Thread mode, bit[1] of the CONTROL register indicates the stack pointer to use
 - 0 = Main Stack Pointer (MSP). This is the reset value
 - 1 = Process Stack Pointer (PSP).

Assembly Code

```
MOVS r1, #0
MOVS r0, #0
B check
loop ADD r1, r1, r0
ADDS r0, r0, #1
check CMP r0, #10
BLT loop
self B self
```

Assembler

- Assembly language
 - Textual representation of instructions
 - Assembler to convert to Machine code

Machine Code

- Hardware representation
 - Binary digits (bits)
 - Encoded instructions and data

Code Execution

C Code

```
int main(void){
    int a = 2;
    int b = 1;
    int c;
    c = a + b;
    return 0;
}
```

compiler

assembler

Assembly Code

```
\begin{array}{lll} \text{MOVS r1, \#0x00} & ; \text{ int a = 2} \\ \text{MOVS r2, \#0x01} & ; \text{ int b = 1} \\ \text{ADDS r3, r1, r2} & ; \text{ c = a + b} \\ \text{MOVS r0, 0x00} & ; \text{ set return value} \\ \text{BX Ir} & ; \text{ return} \end{array}
```

Machine Code

In Binary

```
2100
2201
188B
2000
4770
```


In Hex

```
; MOVS r1, #0x02
; MOVS r2, #0x01
; ADDS r3, r1, r2
; MOVS r0, #0x00
; BX Ir
```

Code Execution

ECE-40097

 Program Counter (PC) holds the memory address of the next instruction to be fetched from the memory.





Program Execution

ECE-40097

Pipeline


- Pipelining allows hardware resources to be fully utilized
- One 32-bit instruction or two 16-bit instructions can be fetched.





Code loading in Memory

ECE-40097



Processor Packaging

Next Lesson Topic

