FreeRTOS Scheduler Part 2

Norman McEntire norman.mcentire@gmail.com

References


- STM32CubeIDE Project w/FreeRTOS
- http://infocenter.arm.com/help/topic/ com.arm.doc.dui0553b/DUI0553.pdf

Cortex - M4 Devices

Generic User Guide

ARM Cortext M4 Register Set

The processor core registers are:



Key Point:

- * R13 has TWO registers
- * MSP Master Stack Pointer
- * PSP Program Stack Pointer

Vector Table

The Cortex-M4 Processor




Figure 2-2 Vector table

Cortex-M4 Peripherals

Address	Core peripheral	Description	
0xE000E008-0xE000E00F	SyStem Control Block	Table 4-12 on page 4-11	
0xE000E010-0xE000E01F	System timer	Table 4-32 on page 4-33	
0xE000E100-0xE000E4EF	Nested Vectored Interrupt Controller	Table 4-2 on page 4-3	
0xE000ED00-0xE000ED3F	System Control Block	Table 4-12 on page 4-11	
0xE000ED90-0xE000ED93	MPU Type Register	Reads as zero, indicating MPU is not implemented ^a	
0xE000ED90-0xE000EDB8	Memory Protection Unit	Table 4-38 on page 4-38	
0xE000EF00-0xE000EF03	Nested Vectored Interrupt Controller	Table 4-2 on page 4-3	
0xE000EF30-0xE000EF44	Floating Point Unit	Table 4-49 on page 4-48	

pxCurrentTCB (the current task)

```
328 /* The old tskTCB name is maintained above then typedefed to the new TCB_t name
329 below to enable the use of older kernel aware debuggers. */
    typedef tskTCB TCB_t;
330
331
332 /*lint -save -e956 A manual analysis and inspection has been used to determine
333 which static variables must be declared volatile, */
   PRIVILEGED_DATA TCB_t * volatile pxCurrentTCB = NULL;
                    #else /* portUSING MPU WRAPPERS */
                76
                        #define PRIVILEGED_FUNCTION
                77
                78
                        #define PRIVILEGED_DATA
                        #define FREERTOS_SYSTEM_CALL
                79
                        #define portUSING_MPU_WRAPPERS 0
                30
                31
```


34/

Lists for Ready and Blocked Tasks

```
335
336 /* Lists for ready and blocked tasks. -----
337 xDelayedTaskList1 and xDelayedTaskList2 could be move to function scople but
338 doing so breaks some kernel aware debuggers and debuggers that rely on removing
339 the static qualifier. */
PRIVILEGED_DATA static List_t pxReadyTasksLists configMAX_PRIORITIES = \{0\}; /*< Prioritised ready tasks. */
341 PRIVILEGED DATA static List | xDelayedTaskList1 = { 0 };
                                                                                   /*< Delayed tasks. */
342 PRIVILEGED_DATA static List_t xDelayedTaskList2 = { 0 };
                                                                                   /*< Delayed tasks (two lists are use
343 PRIVILEGED DATA static List t * volatile pxDelayedTaskList = NULL;
                                                                                   /*< Points to the delayed task list
344 PRIVILEGED DATA static List t * volatile px0verflowDelayedTaskList = NULL;
                                                                                   /*< Points to the delayed task list
345 PRIVILEGED DATA static List t xPendingReadyList = { 0 };
                                                                                   /*< Tasks that have been readied whi
346
```

eTaskState

```
78 /* Task states returned by eTaskGetState. */
79 ─ typedef enum
80 {
       eRunning = 0, /* A task is querying the state of itself, so must be running. */
81
       eReady,
                       /* The task being queried is in a read or pending ready list. */
82
                     /* The task being queried is in the Blocked state. */
       eBlocked,
83
                      /* The task being queried is in the Suspended state, or is in the Blocked state with an infinite
       eSuspended.
84
                      /* The task being gueried has been deleted, but its TCB has not yet been freed. */
85
       eDeleted.
                       /* Used as an 'invalid state' value. */
       eInvalid
   } eTaskState;
```

typedef struct tskTaskControlBlock { .. } tskTCB Lists

```
260 ListItem_t xStateListItem; /*< The list that the state list item of a task is reference from denotes the xEventListItem; /*< Used to reference a task from an event list. */
```

- => All tasks in same state are in same list
- => All tasks waiting on same event on same list

typedef struct tskTaskControlBlock { .. } tskTCB pcTaskName

pcTaskName[configMAX_TASK_NAME_LEN];/*< Descriptive name given to the task when created. 264


```
262 UBaseType_t uxPriority; /*< The priority of the task. 0 is the lowest priority. */
```

0 is lowest priority

typedef struct tskTaskControlBlock { .. } tskTCB configUSE_MUTEXES == 1

```
#if ( configUSE_MUTEXES == 1 )
UBaseType_t uxBasePriority; /*< The priority last assigned to the task - used by the priority inheri
UBaseType_t uxMutexesHeld;
#endif
```

typedef struct tskTaskControlBlock { .. } tskTCB

And a few others....just the ones were shown

vTaskStartScheduler vTaskStartScheduler -> xPortStartScheduler()

```
7007
              /* Setting up the timer tick is hardware specific and thus in the
2063
2064
              if( xPortStartScheduler() != pdFALSE )
2065
2066
                  /* Should not reach here as if the scheduler is running the
2067
2068
                  function will not return. */
2069
2070
              else
2071
                  /* Should only reach here if a task calls xTaskEndScheduler(). */
2072
2073
```

xPortStartScheduler() - Part 1

```
280
287⊖ BaseType t xPortStartScheduler( void )
288 {
        /* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
289⊝
290
        See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );
291
292
293⊖
        /* This port can be used on all revisions of the Cortex-M7 core other than
294
        the r0p1 parts. r0p1 parts should use the port from the
295
        /source/portable/GCC/ARM_CM7/r0p1 directory. */
296
        configASSERT( portCPUID != portCORTEX M7 r0p1 ID );
297
        configASSERT( portCPUID != portCORTEX M7 r0p0 ID );
298
```

xPortStartScheduler() - Part 2

```
364

365⊝ /* Start the timer that generates the tick ISR. Interrupts are disabled

366 here already. */

367 vPortSetupTimerInterrupt();
```


vPortSetupTimerInterrupt()

```
SYST CSR
                                                                     SysTick Control and Status Register
             0xE000E010
                                      RW
                                             Privileged
                                        0xE000E018 SYST CVR
                                                              RW
                                                                                        SysTick Current Value Register on page 4-35
                                                                    Privileged
                                                                             Unknown
675 - /*
     * Setup the systick timer to generate the tick interrupts at the required
677
     * frequency.
678
679⊝ attribute (( weak )) void vPortSetupTimerInterrupt( void )
680 {
        /* Calculate the constants required to configure the tick interrupt. */
681
        #if( configUSE_TICKLESS_IDL# == 1 )
682
683
            u\TimerCountsForOneTi¢k = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
684
            xNaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
685
            ulStoppedTimerCompensation = portMISSED COUNTS FACTOR / ( configCPU CLOCK HZ / configSYSTICK CLOCK HZ );
686
687
        #endif /* configUSE TICKLESS IDLE */
688
689
        /* Stop and clear the SysTick. */
690
        portNVIC SYSTICK (TRL REG = 0UL;
691
        portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
692
693
694
        /* Configure SysTick to interrupt at the requested rate. */
695
        portNVIC SYSTICK LOAD REG = ( configSYSTICK CLOCK HZ / configTICK RATE HZ ) - 1UL;
        portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT )
696
697 }
698
                                               SYST RVR
                               RW
                                                         SysTick Reload Value Register on page 4-34
         0xE000E014
                                     Privileged
                                              Unknown
```

SysTick Control and Status Register

4.4.1 SysTick Control and Status Register

The SysTick SYST_CSR register enables the SysTick features. The register resets to 0x00000000, or to 0x00000004 if your device does not implement a reference clock. See the register summary in Table 4-32 for its attributes. The bit assignments are:



vPortEnableVFP()

```
371
        372
                    /* Ensure the VFP is enabled - it should be anyway. */
                    vPortEnableVFP();
        373
        374
                                                    CPACR
                                                             RW
                                                                              Coprocessor Access Control Register
                                           0xE000ED88
                                                                     0x00000000
    /* This is a naked function. */
701⊖ static void vPortEnableVFP( void )
702 {
          _asm volatile
703
704
                ldr.w r0, =0xE000ED88
                                            \n" /* The FPU enable bits are in the CPACR. */
705
                                            n''
                ldr r1, [r0]
706
                                            n''
707
708
                orr r1, r1, #( 0xf << 20 )
                                            \n" /* Enable CP10 and CP11 coprocessors, then save back. */
                str r1, [r0]
                                            n"
709
710
                bx r14
711
        );
712 }
```

Assembly Language Instructions

ldr - load register

orr - OR register

str - store register

bx - branch indirect

Coprocessor Access Control Register


The CPACR register specifies the access privileges for coprocessors. See the register summary in *Cortex-M4F floating-point system registers* for its attributes. The bit assignments are:

31 30 29 28 27 26 25 24	23 22	21 20	19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
Reserved	CP11	CP10	Reserved	

prvPortStartFirstTask() Part 1

```
377
378  /* Start the first task. */
379  prvPortStartFirstTask();
380
```

prvPortStartFirstTask() Part 2



Vector Table

The Cortex-M4 Processor




Figure 2-2 Vector table

vPortSVCHandler

```
239 }
240
241
242⊖ void vPortSVCHandler ( void )
243 {
244
         asm volatile (
                             ldr r3, pxCurrentTCBConst2
245
                                                               \n" /* Restore the context. */
                                                               \n" /* Use pxCurrentTCBConst to get the pxCurrentTCB address.
246
                              ldr r1, [r3]
247
                              ldr r0, [r1]
                                                               \n" /* The first item in pxCurrentTCB is the task top of stac=
                                                               \n" /* Pop the registers that are not automatically saved on
248
                              ldmia r0!, {r4-r11, r14}
249
                                                                  /* Restore the task stack pointer. */
                              msr psp, r0
250
                                                               n''
                              isb
251
                             mov r0, #0
                                                               \n"
252
                             msr basepri, r0
253
                              bx r14
254
255
                              .align 4
                                                                               \n"
256
                          "pxCurrentTCBConst2: .word pxCurrentTCB
257
258
```

Idmia - load multiple increment after (pop the register context for this task on the stack)

To be continued...