FreeRTOS Scheduler Part 1

Norman McEntire norman.mcentire@gmail.com

Special Thanks

- Chris (Thread mode vs Handler mode)
- Ernie (Scheduler, ARM Assembly Code)
- Young (Scheduler, ARM Assembly Code)

References


- STM32CubeIDE Project w/FreeRTOS
- http://infocenter.arm.com/help/topic/ com.arm.doc.dui0553b/DUI0553.pdf

Cortex - M4 Devices

Generic User Guide

ARM Cortext-M4 Register Set

The processor core registers are:



Key Point:

- * R13 has TWO registers
- * MSP Master Stack Pointer
- * PSP Program Stack Pointer

ARM Cortext M4 Base Priority Register

Base Priority Mask Register

The BASEPRI register defines the minimum priority for exception processing. When BASEPRI is set to a nonzero value, it prevents the activation of all exceptions with the same or lower priority level as the BASEPRI value. See the register summary in Table 2-2 on page 2-3 for its attributes. The bit assignments are:



Table 2-9 BASEPRI register bit assignments

Bits	Name	Function
[31:8]	-	Reserved
[7:0]	BASEPRI ^a	Priority mask bits:
		0x00 = no effect
		Nonzero = defines the base priority for exception processing.
		The processor does not process any exception with a priority value greater than or equal to BASEPRI.

Code Tour - main.c

▼ DE STM32-FreeRTOS ▶ ∰ Binaries ▶ ⋒ Includes ▼ 25 Core ▶ (⇒ Inc ▼ Src freertos.c c main.c stm32l4xx_hal_msp.c stm32l4xx_hal_timebase_tim.c c stm32l4xx_it.c syscalls.c c sysmem.c system_stm32l4xx.c Startup

Code Tour - main.c main() -> osKernelStart()

```
/* Create the thread(s) */
147
      /* definition and creation of defaultTask */
148
      osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
149
      defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
150
151
      /* definition and creation of myTask02 */
152
      osThreadDef(myTask02, StartTask02, osPriorityLow, 0, 128);
153
      myTask02Handle = osThreadCreate(dsThread(myTask02), NULL);
154
155
      /* USER CODE BEGIN RTOS_THREADS */
156
      /* add threads, ... */
157
      /* USER CODE END RTOS_THREADS */
158
159
160
      /* Start scheduler */
                                             CMSIS RTOS Functions
      osKernelStart();
161
162
```

Code Tour - cmsis_os.c osKernelStart() -> vTaskStartScheduler()

```
c port.c
          c main.c
               MUST REMAIN UNCHANGED: \b osKernelInitialize shall be consistent in every CMSIS-R1
 139 * @note
 140 */
 141 osStatus osKernelInitialize (void);
 142
 143 - /**
 144 * @brief Start the RTOS Kernel with executing the specified thread.
                             thread definition referenced with \ref osThread.
 145 * @param thread_def
                             pointer that is passed to the thread function as start argument.
 146 * @param argument
      * @retval status code that indicates the execution status of the function
              MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
      * @note
 149 */
 150⊖ osStatus osKernelStart (void)
 151
                                                  FreeRTOS Function
 152
        vTaskStartScheduler();
 153
        return osOK;
 154
```

Code Tour - tasks.c vTaskStartScheduler - Part 1

```
c port.c
            c main.c
                         cmsis_os.c
 1963
       #endif /* ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_xTaskResumeFromISR == 1 ) &
 1964
 1965
1966
       void vTaskStartScheduler( void )
1967
1968
       BaseType_t xReturn;
1969
 1970
           /* Add the idle task at the lowest priority. */
1971
           #if( configSUPPORT_STATIC_ALLOCATION == 1
 1972
 1973
```

FreeRTOS Config Option

Code Tour - tasks.c vTaskStartScheduler - Part 2 Create Idle Task

```
FreeRTOS Function
         #else
1998
1999
             /* The Idle task is being created using dynamically allocated RAM. */
2000
             xReturn = xTaskCreate(
                                    prvIdleTask,
2001
2002
                                    configIDLE_TASK_NAME,
                                    configMINIMAL_STACK_SIZE,
2003
                                    ( void * ) NULL,
2004
                                    portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), bu
2005
                                    &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a r
2006
2007
         #endif /* configSUPPORT_STATIC_ALLOCATION */
2008
```

FreeRTOS Idle Task (when no other task is running)

Code Tour - tasks.c vTaskStartScheduler - Part 3 Create Timer Task (if configured)

```
FreeRTOS Config Option
2009
               configUSE_TIMERS == 1 )
         #if
2010
2011
             if( xReturn == pdPASS )
2012
2013
2014
                 xReturn = xTimerCreateTimerTask();
2015
2016
             else
2017
2018
                 mtCOVERAGE_TEST_MARKER();
2019
2020
         #endif /* configUSE_TIMERS */
2021
```

Code Tour - tasks.c vTaskStartScheduler - Part 4 Disable Interrupts

```
2033
2034
2035
2036
2037
2038
2039
2040
```

/* Interrupts are turned off here, to ensure a tick does not occur before or during the call to xPortStartScheduler(). The stacks of the created tasks contain a status word with interrupts switched on so interrupts will automatically get re-enabled when the first task

```
portDISABLE_INTERRUPTS();
```



Code Tour - portmacro.h portDISABLE_INTERRUPTS()

```
cmsis_os.c c tasks.c
c port.c
           c main.c
  90 #define portNVIC_INT_CTRL_REG ( * ( volatile uint32_t * ) 0xe000ed04
  91 #define portNVIC_PENDSVSET_BIT ( 1UL << 28UL )
92 #define portEND_SWITCHING_ISR( xSwitchRequired ) if( xSwitchRequired != pdFA</pre>
     #define portYIELD_FROM_ISR( x ) portEND_SWITCHING_ISR( x )
  95
  96 /* Critical section management. */
  97 extern void vPortEnterCritical( void );
  98 extern void vPortExitCritical( void );
  99 #define portSET_INTERRUPT_MASK_FROM_ISR()
                                                        ulPortRaiseBASEPRI()
 100 #define portCLEAR_INTERRUPT_MASK_FROM_ISR(x)
                                                        vPortSetBASEPRI(x)
 101 #define portDISABLE_INTERRUPTS()
                                                        vPortRaiseBASEPRI()
 102 #define portENABLE_INTERRUPTS()
                                                        vPortSetBASEPRI(0)
 103 #define portENTER_CRITICAL()
                                                        vPortEnterCritical()
     #define portEXIT_CRITICAL()
                                                        vPortExitCritical()
 105
```

Code Tour - portmacro.h vPortRaiseBASEPRI - Part 1

This is assembly language code

```
Code has "side effects". Tells compiler do not touch!
```

```
TDU
191⊖ portFORCE_INLINE static void vPortRaiseBASEPRI( void )
192
193
    uint82_t ulNewBASEPRI;
194
          asm volatile
195
196
                                                                        \n" \
197
                mov %0, %1
                                                                        \n" \
198
                msr basepri, %0
                                                                        \n" \
199
                isb
                                                                        \n" \
200
                dsb
            :"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
201
202
203
                                                        Assembly Instructions
             output operand
                                   Input operand
                                                        mov - move to general register
             (ulNewBASEPRI)
                                   configMAX...
```

_asm volatile ("":::"memory")

msr - move to special register ism - instruction set barrier

dsb - data sync barrier

Code Tour - portmacro.h vPortRaiseBASEPRI - Part 2

```
CD.
.06⊖ /* The highest interrupt priority that can be used by any interrupt service
   routine that makes calls to interrupt safe FreeRTOS API functions. DO NOT CALL
   INTERRUPT SAFE FREERTOS API FUNCTIONS FROM ANY INTERRUPT THAT HAS A HIGHER
    PRIORITY THAN THIS! (higher priorities are lower numeric values. */
    #define configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY 5
12⊖ /* Interrupt priorities used by the kernel port layer itself. These are generic
   to all Cortex-M ports, and do not rely on any particular library functions. */
14 #define configKERNEL_INTERRUPT_PRIORITY
                                                     ( configLIBRARY_LOWEST_INTERRUPT_PRIORITY << (8 - configPRIO_BITS) )</pre>
15@/* | | | configMAX SYSCALL INTERRUPT PRIORITY must not be set to zero !!!!
   See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.htm[. */
   #define configMAX SYSCALL INTERRUPT PRIORITY
                                                     ( configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY << (8 - configPRIO_BITS) )</pre>
.17
18
  33
     /* Cortex-M specific definitions. */
  95 #ifdef __NVIC_PRIO_BITS
     /* __BVIC_PRIO_BITS will be specified when CMSIS is being used. */
      #define configPRIO BITS
                                      __NVIC_PRIO_BITS
      #else
      #define configPRIO BITS
     #endif
                               47 / 本本
                                    * @brief Configuration of the Cortex-M4 Processor and Core Peripherals
                               48 #define CM4 REV
                                                                    0 \times 0001 /*!< Cortex-M4 revision r0p1
                               49 #define MPU PRESENT
                                                                            /*!< STM32L4XX provides an MPU
                               50 #define NVIC_PRIO_BITS
                                                                            /*!< STM32L4XX uses 4 Bits for the Priority Levels */
                               51 #define __Vendor_SysTickConfig
                                                                            /*!< Set to 1 if different SysTick Config is used
                                                                    0
                                  #define FPU PRESENT
                                                                            /*!< FPU present
                                                                                                                               */
```

ARM Cortext-M4 Base Priority Register

Base Priority Mask Register

The BASEPRI register defines the minimum priority for exception processing. When BASEPRI is set to a nonzero value, it prevents the activation of all exceptions with the same or lower priority level as the BASEPRI value. See the register summary in Table 2-2 on page 2-3 for its attributes. The bit assignments are:



Table 2-9 BASEPRI register bit assignments

Bits	Name	Function
[31:8]	-	Reserved
[7:0]	BASEPRI ^a	Priority mask bits:
		0x00 = no effect
		Nonzero = defines the base priority for exception processing.
		The processor does not process any exception with a priority value greater than or equal to BASEPRI.

Code Tour - tasks.c vTaskStartScheduler - Part 4 configUSE_NEWLIB_REENTRANT

```
#if ( configUSE_NEWLIB_REENTRANT == 1 )


{

/* Switch Newlib's _impure_ptr variable to point to the _reent
    structure specific to the task that will run first. */
    _impure_ptr = &( pxCurrentTCB->xNewLib_reent );

}

#endif /* configUSE_NEWLIB_REENTRANT */
```

Code Tour - tasks.c vTaskStartScheduler - Part 5 portMAX_DELAY, xTickCount



Code Tour - tasks.c vTaskStartScheduler - Part 6 vTaskStartScheduler -> xPortStartScheduler()

```
7007
2063
              /* Setting up the timer tick is hardware specific and thus in the
              portable interface. */
2064
              if(|xPortStartScheduler() != pdFALSE )
2065
2066
                  /* Should not reach here as if the scheduler is running the
2067
                  function will not return. */
2068
2069
2070
              else
2071
2072
                  /* Should only reach here if a task calls xTaskEndScheduler(). */
2073
```

To be continued...