

FreeRTOS Scheduler

Part 1

Norman McEntire
norman.mcentire@gmail.com

Special Thanks

- Chris (Thread mode vs Handler mode)
- Ernie (Scheduler, ARM Assembly Code)
- Young (Scheduler, ARM Assembly Code)

References


- STM32CubeIDE Project w/FreeRTOS
- <http://infocenter.arm.com/help/topic/com.arm.doc.dui0553b/DUI0553.pdf>

Cortex™-M4 Devices

Generic User Guide

ARM Cortex-M4 Register Set

The processor core registers are:



Key Point:

- * R13 has TWO registers
- * MSP - Master Stack Pointer
- * PSP - Program Stack Pointer

ARM Cortex M4 Base Priority Register

Base Priority Mask Register

The BASEPRI register defines the minimum priority for exception processing. When BASEPRI is set to a nonzero value, it prevents the activation of all exceptions with the same or lower priority level as the BASEPRI value. See the register summary in [Table 2-2 on page 2-3](#) for its attributes. The bit assignments are:





Table 2-9 BASEPRI register bit assignments

Bits	Name	Function
[31:8]	-	Reserved
[7:0]	BASEPRI ^a	<p>Priority mask bits: 0x00 = no effect Nonzero = defines the base priority for exception processing. The processor does not process any exception with a priority value greater than or equal to BASEPRI.</p>

Code Tour - main.c



Code Tour - main.c

main() -> osKernelStart()


```
147  /* Create the thread(s) */
148  /* definition and creation of defaultTask */
149  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
150  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
151
152  /* definition and creation of myTask02 */
153  osThreadDef(myTask02, StartTask02, osPriorityLow, 0, 128);
154  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
155
156  /* USER CODE BEGIN RTOS_THREADS */
157  /* add threads, ... */
158  /* USER CODE END RTOS_THREADS */
159
160  /* Start scheduler */
161  osKernelStart();
162
```

CMSIS RTOS Functions



Code Tour - cmsis_os.c

osKernelStart() -> vTaskStartScheduler()




```
139 * @note MUST REMAIN UNCHANGED: \b osKernelInitialize shall be consistent in every CMSIS-RT
140 */
141 osStatus osKernelInitialize (void);
142
143 /**
144 * @brief Start the RTOS Kernel with executing the specified thread.
145 * @param thread_def thread definition referenced with \ref osThread.
146 * @param argument pointer that is passed to the thread function as start argument.
147 * @retval status code that indicates the execution status of the function
148 * @note MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
149 */
150 osStatus osKernelStart (void)
151 {
152     vTaskStartScheduler();
153
154     return osOK;
155 }
```

FreeRTOS Function

Code Tour - tasks.c

vTaskStartScheduler - Part 1



```
1963
1964 #endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( IN
1965 /*-----
1966
1967 void vTaskStartScheduler( void )
1968 {
1969 BaseType_t xReturn;
1970
1971 /* Add the idle task at the lowest priority. */
1972 #if( configSUPPORT_STATIC_ALLOCATION == 1 )
1973 {
```

FreeRTOS Config Option

Code Tour - tasks.c

vTaskStartScheduler - Part 2

Create Idle Task

```
1998  }  
1999  #else  
2000  {  
2001      /* The Idle task is being created using dynamically allocated RAM. */  
2002      xReturn = xTaskCreate( prvIdleTask,  
2003                          configIDLE_TASK_NAME,  
2004                          configMINIMAL_STACK_SIZE,  
2005                          ( void * ) NULL,  
2006                          portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), bu  
2007                          &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a r  
2008  }  
#endif /* configSUPPORT_STATIC_ALLOCATION */
```

FreeRTOS Function

FreeRTOS Idle Task
(when no other task is running)

Code Tour - tasks.c

vTaskStartScheduler - Part 3

Create Timer Task (if configured)

FreeRTOS Config Option



```
2009
2010  #if ( configUSE_TIMERS == 1 )
2011  {
2012      if( xReturn == pdPASS )
2013      {
2014          xReturn = xTimerCreateTimerTask();
2015      }
2016      else
2017      {
2018          mtCOVERAGE_TEST_MARKER();
2019      }
2020  }
2021  #endif /* configUSE_TIMERS */
```

Code Tour - tasks.c

vTaskStartScheduler - Part 4


Disable Interrupts

```
2033
2034     /* Interrupts are turned off here, to ensure a tick does not occur
2035     before or during the call to xPortStartScheduler(). The stacks of
2036     the created tasks contain a status word with interrupts switched on
2037     so interrupts will automatically get re-enabled when the first task
2038     starts to run. */
2039     portDISABLE_INTERRUPTS();
2040
```

FreeRTOS Port Specific Code
(changes based on uC Port)

Code Tour - portmacro.h

portDISABLE_INTERRUPTS()



```
port.c main.c cmsis_os.c tasks.c portmacro.h
90 #define portNVIC_INT_CTRL_REG ( * ( ( volatile uint32_t * ) 0xe000ed04
91 #define portNVIC_PENDSVSET_BIT ( 1UL << 28UL )
92 #define portEND_SWITCHING_ISR( xSwitchRequired ) if( xSwitchRequired != pdFA
93 #define portYIELD_FROM_ISR( x ) portEND_SWITCHING_ISR( x )
94 /*-----*/
95
96 /* Critical section management. */
97 extern void vPortEnterCritical( void );
98 extern void vPortExitCritical( void );
99 #define portSET_INTERRUPT_MASK_FROM_ISR() ulPortRaiseBASEPRI()
100 #define portCLEAR_INTERRUPT_MASK_FROM_ISR(x) vPortSetBASEPRI(x)
101 #define portDISABLE_INTERRUPTS() vPortRaiseBASEPRI()
102 #define portENABLE_INTERRUPTS() vPortSetBASEPRI(0)
103 #define portENTER_CRITICAL() vPortEnterCritical()
104 #define portEXIT_CRITICAL() vPortExitCritical()
105
```

Code Tour - portmacro.h

vPortRaiseBASEPRI - Part 1

This is assembly language code

Code has “side effects”. Tells compiler do not touch!

```
190
191 portFORCE_INLINE static void vPortRaiseBASEPRI( void )
192 {
193     uint32_t ulNewBASEPRI;
194
195     __asm volatile
196     (
197         "    mov %0, %1\n" \
198         "    msr basepri, %0\n" \
199         "    isb\n" \
200         "    dsb\n" \
201         : "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
202     );
203 }
```

↑ output operand (ulNewBASEPRI)

↑ Input operand configMAX...

Assembly Instructions

mov - move to general register
msr - move to special register
ism - instruction set barrier
dsb - data sync barrier

__asm volatile (“”::”memory”)

Code Tour - portmacro.h

vPortRaiseBASEPRI - Part 2

```

00
06 /* The highest interrupt priority that can be used by any interrupt service
07 routine that makes calls to interrupt safe FreeRTOS API functions. DO NOT CALL
08 INTERRUPT SAFE FREERTOS API FUNCTIONS FROM ANY INTERRUPT THAT HAS A HIGHER
09 PRIORITY THAN THIS! (higher priorities are lower numeric values. */
10 #define configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY 5
11
12 /* Interrupt priorities used by the kernel port layer itself. These are generic
13 to all Cortex-M ports, and do not rely on any particular library functions. */
14 #define configKERNEL_INTERRUPT_PRIORITY ( configLIBRARY_LOWEST_INTERRUPT_PRIORITY << (8 - configPRIO_BITS) )
15 /* !!!! configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to zero !!!!
16 See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html. */
17 #define configMAX_SYSCALL_INTERRUPT_PRIORITY ( configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY << (8 - configPRIO_BITS) )
18
93
94 /* Cortex-M specific definitions. */
95 #ifdef __NVIC_PRIO_BITS
96 /* __BVIC_PRIO_BITS will be specified when CMSIS is being used. */
97 #define configPRIO_BITS __NVIC_PRIO_BITS
98 #else
99 #define configPRIO_BITS 4
00 #endif
--
43 /**
44 * @brief Configuration of the Cortex-M4 Processor and Core Peripherals
45 */
46 #define __CM4_REV 0x0001 /*!< Cortex-M4 revision r0p1 */
47 #define __MPU_PRESENT 1 /*!< STM32L4XX provides an MPU */
48 #define __NVIC_PRIO_BITS 4 /*!< STM32L4XX uses 4 Bits for the Priority Levels */
49 #define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
50 #define __FPU_PRESENT 1 /*!< FPU present */
51

```

ARM Cortex-M4 Base Priority Register

Base Priority Mask Register

The BASEPRI register defines the minimum priority for exception processing. When BASEPRI is set to a nonzero value, it prevents the activation of all exceptions with the same or lower priority level as the BASEPRI value. See the register summary in [Table 2-2 on page 2-3](#) for its attributes. The bit assignments are:



Table 2-9 BASEPRI register bit assignments

Bits	Name	Function
[31:8]	-	Reserved
[7:0]	BASEPRI ^a	<p>Priority mask bits:</p> <p>0x00 = no effect</p> <p>Nonzero = defines the base priority for exception processing.</p> <p>The processor does not process any exception with a priority value greater than or equal to BASEPRI.</p>

Code Tour - tasks.c

vTaskStartScheduler - Part 4

configUSE_NEWLIB_REENTRANT

```
040
041     #if ( configUSE_NEWLIB_REENTRANT == 1 )
042     {
043         /* Switch Newlib's _impure_ptr variable to point to the _reent
044         structure specific to the task that will run first. */
045         _impure_ptr = &(amp; pxCurrentTCB->xNewLib_reent );
046     }
047     #endif /* configUSE_NEWLIB_REENTRANT */
048
```

Code Tour - tasks.c

vTaskStartScheduler - Part 5

portMAX_DELAY, xTickCount

2048
2049
2050
2051
2052

```
xNextTaskUnblockTime = portMAX_DELAY;  
xSchedulerRunning = pdTRUE;  
xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
```

866
867
868
869
870

```
#ifndef configINITIAL_TICK_COUNT  
#define configINITIAL_TICK_COUNT 0  
#endif
```

59
60
61
62
63
64
65
66
67
68
69

```
#if( configUSE_16_BIT_TICKS == 1 )  
    typedef uint16_t TickType_t;  
    #define portMAX_DELAY ( TickType_t ) 0xffff  
#else  
    typedef uint32_t TickType_t;  
    #define portMAX_DELAY ( TickType_t ) 0xffffffffUL  
    /* 32-bit tick type on a 32-bit architecture, so reads of the tick count do  
    not need to be guarded with a critical section. */  
    #define portTICK_TYPE_IS_ATOMIC 1  
#endif
```

Code Tour - tasks.c

vTaskStartScheduler - Part 6

vTaskStartScheduler -> xPortStartScheduler()

```
2062
2063     /* Setting up the timer tick is hardware specific and thus in the
2064     portable interface. */
2065     if( xPortStartScheduler() != pdFALSE )
2066     {
2067         /* Should not reach here as if the scheduler is running the
2068         function will not return. */
2069     }
2070     else
2071     {
2072         /* Should only reach here if a task calls xTaskEndScheduler(). */
2073     }
```

To be continued...