

## 2023 Digital IC Design Homework 1

NAME	陳璿	安									
Student ID	Student ID										
Functional Simulation Result											
Stage 1 I	Pass	Stage 2	Pass	Stage 3	Pass	Stage 4	Pass				
Stage 1											
#Stage 1 : Maximum selection with 4-input MMS #Stage 1 : Pass!											
Stage 2											
#Stage 2 : Minimum selection with 4-input MMS # #Stage 2 : Pass!											
			Sta	ge 3							
# # #			ximum sele	ction with	n 8-input M	MS					
Stage 4											
# # #		age 4 : Mi	nimum sele	ction with	n 8-input M	MS					
		De	scription o	of your des	sign						
MMS_4num.	v										
assign mux[: assign mux1 assign mux2 assign mux1 assign mux2 // 讓 mux	[1] = se [1] = se [0] = (n [0] = (n 第二個	lect; lect; umber0 < r umber2 < n 固 bit 等於	umber3) ;		一個 bit 等	於 compar 	e 的結果 				
case (mux1)											

```
2'b00 : result1 = number0;
        2'b01 : result1 = number1;
        2'b10: result1 = number1;
        2'b11 : result1 = number0;
    endcase
 // 再利用 case 作為 mux 輸出結果
 assign result = result3;
 // 最後 assign 結果到 output
MMS 8num.v
     把 input 分兩部分,分別帶入 MMS_4num module,再以兩部分結果之
比大小結果與 select 訊號選擇最終 output。
 MMS_4num MMS_mux1(part1, select, number0, number1, number2, number3);
 MMS_4num MMS_mux2(part2, select, number4, number5, number6, number7);
 // 把值帶入 MMS_4num module 中,獲得結果 part1, part2
 assign mux[1] = select;
 assign mux[0] = (part1 < part2);
 // 讓 mux 第二個 bit 等於 select 訊號, mux 第一個 bit 等於 compare 的結果
 // 一樣使用 case 作為 mux
 // 最後 assign 結果到 output
```





4									
#	Stage	1	:	Maximum	selection	with	4-input	MMS-	
#	Stage	1	:		Pass	!			
#	Stage	2	:	Minimum	selection	with	4-input	MMS-	
#	Stage	2	:		Pass	!			
#	Stage	3	:	Maximum	selection	with	8-input	MMS-	
#	Stage	3	:		Pass	!			
#	Stage	4	:	Minimum	selection	with	8-input	MMS-	
#	Stage	4	:		Pass	!			
#									
#					n finish,		PASS		
#	** Note: Sfinish				W1/MMS tb.v				