

參考文獻

- 1 J.D. Plummer, M.D. Deal, and P.B. Gruffin, *Silicon VLSI Technology-Fundamentals, Practice and Modeling*, Prentice Hall, New Jersey, 2000.
- 2 S.M. Sze, *Semiconductor Devices-Physics and Technology*, 2nd edition, Wiley, New York, 2001.
- 3 R.S. Muller and T.I. Kamins, *Device Electronics for Integrated Circuits*, 3rd edition, Wiley, New York, 2003.
- 4 Y. Taur and T.H. Ning, *Fundamentals of Modern VLSI Devices*, Cambridge, New York, 1998.
- 5 B.G. Streetman and S. Banerjee, *Solid State Electronic Devices*, 5th edition, Prentice Hall, New Jersey, 2000.
- 6 R.F. Pierret, *Semiconductor Devices Fundamentals*, Addison-Wesley, MA, 1996.
- 7 D.K. Schroder, *Semiconductor Material and Device Characterization*, Wiley, New York, 1990.
- 8 G.D. Wilk, R.M. Wallace, and J.M. Anthony, "High-k Gate Dielectrics: Current Status and Materials Properties Considerations," *J. Appl. Phys.*, 89, 5243 (2001) .
- 9 C.H. Liu et al., "Mechanism and Process Dependence of Negative Bias Temperature Instability (NBTI) for pMOSFETs with Ultrathin Gate Dielectrics," *IEDM*, Washington, DC, 2001, p.861-864.
- 10 T.M. Pan and C.H. Liu, "Reliability Scaling Limit of 14Å Oxynitride Gate Dielectrics by Different Processing Treatments," *J. Electrochem. Soc.*, in press.
- 11 D.A. Buchanan, "Scaling the Gate Dielectric: Materials, Integration, and Reliability," *IBM Journal of Research and Development*, 43, 245 (1999) .
- 12 S. Wolf, *Silicon Processing for the VLSI Era Volume III-The Submicron MOSFET*, Lattice Press, CA, 1995.
- 13 A.S. Grove, *Physics and Technology of Semiconductor Devices*, Wiley, New York, 1967.
- 14 D.A. Neamen, *Semiconductor Physics and Devices*, 2nd edition, McGraw-Hill, New York, 1992.